



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,


#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	2560
Number of I/O	176
Number of Gates	54000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a42mx36-pq208a">https://www.e-xfl.com/product-detail/microchip-technology/a42mx36-pq208a</a>

**Figure 2 • 42MX C-Module Implementation**

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

**Figure 3 • 42MX C-Module Implementation**

**Figure 13 • Silicon Explorer II Setup with 42MX****Table 8 • Device Configuration Options for Probe Capability**

Security Fuse(s) Programmed	Mode	PRA, PRB <sup>1</sup>	SDI, SDO, DCLK <sup>1</sup>
No	LOW	User I/Os <sup>2</sup>	User I/Os <sup>2</sup>
No	HIGH	Probe Circuit Outputs	Probe Circuit Inputs
Yes	—	Probe Circuit Secured	Probe Circuit Secured

1. Avoid using SDI, SDO, DCLK, PRA and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.
2. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. See the Pin Descriptions, page 83 for information on unused I/O pins

### 3.4.7 Design Consideration

It is recommended to use a series  $70\Omega$  termination resistor on every probe connector (SDI, SDO, MODE, DCLK, PRA and PRB). The  $70\Omega$  series termination is used to prevent data transmission corruption during probing and reading back the checksum.

### 3.4.8 IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry

42MX24 and 42MX36 devices are compatible with IEEE Standard 1149.1 (informally known as Joint Testing Action Group Standard or JTAG), which defines a set of hardware architecture and mechanisms for cost-effective board-level testing. The basic MX boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers and instruction register (Figure 14, page 18). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD and BYPASS) and some optional instructions. Table 9, page 18 describes the ports that control JTAG testing, while Table 10, page 18 describes the test instructions supported by these MX devices.

Each test section is accessed through the TAP, which has four associated pins: TCK (test clock input), TDI and TDO (test data input and output), and TMS (test mode selector).

The TAP controller is a four-bit state machine. The '1's and '0's represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles.

42MX24 and 42MX36 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.

reliability. Devices should not be operated outside the recommended operating conditions.

**Table 21 • Recommended Operating Conditions**

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCCA	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI	3.14 to 3.47	3.0 to 3.6	3.0 to 3.6	V

**Note:** \*Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

### 3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

**Table 25 • DC Specification (3.3 V PCI Signaling)<sup>1</sup>**

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		3.0	3.6	3.0	3.6 <sup>2</sup>	V
VIH	Input High Voltage		0.5	VCC + 0.5	0.5	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7 V		70		10	µA
I <sub>IL</sub>	Input Leakage Current			-70		-10	µA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	0.9		3.3		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 3 mA, 6 mA		0.1		0.1 VCCI	V
C <sub>IN</sub>	Input Pin Capacitance			10		10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12		10	pF
L <sub>PIN</sub>	Pin Inductance			20		< 8 nH <sup>3</sup>	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.


2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 26 • AC Specifications for (3.3 V PCI Signaling)<sup>\*</sup>**


Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
I <sub>CL</sub>	Low Clamp Current	-5 < V <sub>IN</sub> ≤ -1	-25 + (V <sub>IN</sub> + 1) / 0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.2 V to 0.6 V load	1		4	1.8	V/ns
Slew (f)	Output Fall Slew Rate	0.6 V to 0.2 V load	1		4	2.8	4.0
							V/ns

**Note:** \*PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

**Figure 27 • Output Buffer Latches**


### 3.10.4 Decode Module Timing

The following figure shows decode module timing.

**Figure 28 • Decode Module Timing**


### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

**Figure 29 • SRAM Timing Characteristics**

### 3.10.6 Dual-Port SRAM Timing Waveforms


The following figures show dual-port SRAM timing waveforms.

**Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCC = 5.0 V)**

Note: This derating factor applies to all routing and propagation delays

**Table 30 • 42MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCCA = 3.3 V)**

42MX Voltage	Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
3.00	0.97	1.00	1.10	1.15	1.32	1.36	1.45
3.30	0.84	0.87	0.96	1.00	1.15	1.18	1.26
3.60	0.81	0.84	0.92	0.96	1.10	1.13	1.21

**Figure 36 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCCA = 3.3 V)**

Note: This derating factor applies to all routing and propagation delays

**Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to TJ = 25°C, VCC = 3.3 V)**

40MX Voltage	Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
3.00	1.08	1.12	1.21	1.26	1.50	1.64	2.00
3.30	0.86	0.89	0.96	1.00	1.19	1.30	1.59

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>P</sub> Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1	ns
	FO = 128	6.8		7.8		8.9		10.4		14.6	
f <sub>MAX</sub> Maximum Frequency	FO = 16		113		105		96		83		50 MHz
	FO = 128		109		101		92		80		48
<b>TTL Output Module Timing<sup>4</sup></b>											
t <sub>DLH</sub> Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0 ns
t <sub>DHL</sub> Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0 ns
t <sub>ENZH</sub> Enable Pad Z to HIGH			5.2		6.0		6.8		8.1		11.3 ns
t <sub>ENZL</sub> Enable Pad Z to LOW			6.6		7.6		8.6		10.1		14.1 ns
t <sub>ENHZ</sub> Enable Pad HIGH to Z			11.1		12.8		14.5		17.1		23.9 ns
t <sub>ENLZ</sub> Enable Pad LOW to Z			8.2		9.5		10.7		12.6		17.7 ns
d <sub>TLH</sub> Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06 ns/pF
d <sub>THL</sub> Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08 ns/pF

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>CMOS Output Module Timing<sup>4</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH	5.5	6.4	7.2	8.5	11.9	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	4.8	5.5	6.2	7.3	10.2	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	4.7	5.5	6.2	7.3	10.2	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	6.8	7.9	8.9	10.5	14.7	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	11.1	12.8	14.5	17.1	23.9	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	8.2	9.5	10.7	12.6	17.7	ns				
d <sub>TLH</sub>	Delta LOW to HIGH	0.05	0.05	0.06	0.07	0.10	ns/pF				
d <sub>THL</sub>	Delta HIGH to LOW	0.03	0.03	0.04	0.04	0.06	ns/pF				

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro
4. Delays based on 35 pF loading

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
<b>Logic Module Propagation Delays</b>											
t <sub>PD1</sub>	Single Module	1.2	1.4	1.6	1.9	2.7	ns				
t <sub>PD2</sub>	Dual-Module Macros	2.3	3.1	3.5	4.1	5.7	ns				
t <sub>CO</sub>	Sequential Clock-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t <sub>GO</sub>	Latch G-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
<b>Logic Module Predicted Routing Delays<sup>1</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.2	1.6	1.8	2.1	3.0	ns				
t <sub>RD2</sub>	FO = 2 Routing Delay	1.9	2.2	2.5	2.9	4.1	ns				
t <sub>RD3</sub>	FO = 3 Routing Delay	2.4	2.8	3.2	3.7	5.2	ns				
t <sub>RD4</sub>	FO = 4 Routing Delay	2.9	3.4	3.9	4.5	6.3	ns				
t <sub>RD8</sub>	FO = 8 Routing Delay	5.0	5.8	6.6	7.8	10.9	ns				
<b>Logic Module Sequential Timing<sup>2</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
t <sub>HD<sup>3</sup></sub>	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns				
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	3.1	3.5	4.0	4.7	6.6	ns				

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RD4</sub>	FO = 4 Routing Delay			1.9		2.1		2.4		2.9		4.0 ns
t <sub>RD8</sub>	FO = 8 Routing Delay			3.2		3.6		4.1		4.8		6.7 ns
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>												
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	0.5		0.5		0.6		0.7		0.9		ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2		ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width		4.7		5.3		6.0		7.0		9.8	ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width		6.2		6.9		7.8		9.2		12.9	ns
t <sub>A</sub>	Flip-Flop Clock Input Period	5.0		5.6		6.2		7.1		9.9		ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>NSU</sub>	Input Buffer Latch Set-Up	0.3		0.3		0.3		0.4		0.6		ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.3		0.3		0.3		0.4		0.6		ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency		161		146		135		117		70	MHz

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>D LH</sub>	Data-to-Pad HIGH		3.4		3.8		5.5		6.4		9.0 ns
t <sub>D HL</sub>	Data-to-Pad LOW		4.1		4.5		4.2		5.0		7.0 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5 ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0 ns
t <sub>GHL</sub>	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0 ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2		13.5		15.4		18.1		25.3 ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH	0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW	0.05		0.05		0.06		0.07		0.10	ns/pF

- For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays<sup>1</sup></b>											
t <sub>PD1</sub>	Single Module	1.4		1.5		1.7		2.0		2.8	ns
t <sub>CO</sub>	Sequential Clock-to-Q	1.4		1.6		1.8		2.1		3.0	ns
t <sub>GO</sub>	Latch G-to-Q	1.4		1.5		1.7		2.0		2.8	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	1.6		1.7		2.0		2.3		3.3	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	0.8		0.9		1.0		1.2		1.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.0		1.2		1.3		1.5		2.1	ns

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>TTL Output Module Timing<sup>4</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t <sub>GLH</sub>	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>GHL</sub>	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.3		1.4		1.6		1.9		2.6 ns
t <sub>INH</sub>	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>INSU</sub>	Input Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>ILA</sub>	Latch Active Pulse Width	4.7		5.2		5.9		6.9		9.7	ns

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions,  $V_{CCA} = 4.75$  V,  $T_J = 70^\circ\text{C}$ )**

<b>Parameter / Description</b>		<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
$t_{IRD1}$	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		3.8 ns
$t_{IRD2}$	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
$t_{IRD3}$	FO = 3 Routing Delay		2.3		2.5		2.9		3.4		4.8 ns
$t_{IRD4}$	FO = 4 Routing Delay		2.5		2.8		3.2		3.7		5.2 ns
$t_{IRD8}$	FO = 8 Routing Delay		3.4		3.8		4.3		5.1		7.1 ns
<b>Global Clock Network</b>											
$t_{CKH}$	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 486	2.9		3.2		3.6		4.3		5.9 ns
$t_{CKL}$	Input HIGH to LOW	FO = 32	3.7		4.1		4.6		5.4		7.6 ns
		FO = 486	4.3		4.7		5.4		6.3		8.8 ns
$t_{PWH}$	Minimum Pulse Width HIGH	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
$t_{PWL}$	Minimum Pulse Width LOW	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
$t_{CKSW}$	Maximum Skew	FO = 32	0.5		0.6		0.7		0.8		1.1 ns
		FO = 486	0.5		0.6		0.7		0.8		1.1 ns
$t_{SUEXT}$	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		ns
		FO = 486	0.0		0.0		0.0		0.0		ns
$t_{HEXT}$	Input Latch External Hold	FO = 32	2.8		3.1		3.5		4.1		5.7 ns
		FO = 486	3.3		3.7		4.2		4.9		6.9 ns
$t_P$	Minimum Period ( $1/f_{MAX}$ )	FO = 32	4.7		5.2		5.7		6.5		10.9 ns
		FO = 486	5.1		5.7		6.2		7.1		11.9 ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.5		3.9		4.5		5.2		7.3 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.5		2.7		3.1		3.6		5.1 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.7		3.0		3.3		3.9		5.5 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.9		3.3		3.7		4.3		6.1 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.3		5.8		6.6		7.8		10.9 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.9		5.5		6.2		7.3		10.2 ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.0		5.6		6.3		7.5		10.4 ns
t <sub>GHL</sub>	G-to-Pad LOW		5.0		5.6		6.3		7.5		10.4 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.7		6.3		7.1		8.4		11.8 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.8		8.6		9.8		11.5		16.1 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH		0.07		0.08		0.09		0.10		0.14 ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW		0.07		0.08		0.09		0.10		0.14 ns/pF

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	1.9		2.1		2.3		2.7		3.8	ns
t <sub>PDD</sub>	Internal Decode Module Delay	2.2		2.5		2.8		3.3		4.7	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.3		1.5		1.7		2.0		2.7	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.8		2.0		2.3		2.7		3.7	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	2.3		2.5		2.8		3.4		4.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	2.8		3.1		3.5		4.1		5.7	ns

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
<b>Synchronous SRAM Operations (continued)</b>											
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t <sub>RENSU</sub>	Read Enable Set-Up	0.9	1.0	1.1	1.3	1.8	1.8	ns	ns	ns	ns
t <sub>RENH</sub>	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	9.8	ns	ns	ns	ns
t <sub>WENSU</sub>	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	7.8	ns	ns	ns	ns
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t <sub>BENS</sub>	Block Enable Set-Up	3.9	4.3	4.9	5.7	8.0	8.0	ns	ns	ns	ns
t <sub>BENH</sub>	Block Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time	11.3	12.6	14.3	16.8	23.5	ns	ns	ns	ns	ns
t <sub>RDADV</sub>	Read Address Valid	12.3	13.7	15.5	18.2	25.5	ns	ns	ns	ns	ns
t <sub>ADSU</sub>	Address/Data Set-Up Time	2.3	2.5	2.8	3.4	4.8	ns	ns	ns	ns	ns
t <sub>ADH</sub>	Address/Data Hold Time	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid	0.9	1.0	1.1	1.3	1.8	ns	ns	ns	ns	ns
t <sub>RENHA</sub>	Read Enable Hold	4.8	5.3	6.0	7.0	9.8	ns	ns	ns	ns	ns
t <sub>WENSU</sub>	Write Enable Set-Up	3.8	4.2	4.8	5.6	7.8	ns	ns	ns	ns	ns
t <sub>WENH</sub>	Write Enable Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t <sub>DOH</sub>	Data Out Hold Time	1.8	2.0	2.1	2.5	3.5	ns	ns	ns	ns	ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y	1.4	1.6	1.8	2.1	3.0	ns	ns	ns	ns	ns
t <sub>INGO</sub>	Input Latch Gate-to-Output	2.0	2.2	2.5	2.9	4.1	ns	ns	ns	ns	ns
t <sub>INH</sub>	Input Latch Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns
t <sub>INSU</sub>	Input Latch Set-Up	0.7	0.7	0.8	1.0	1.4	ns	ns	ns	ns	ns
t <sub>ILA</sub>	Latch Active Pulse Width	6.5	7.3	8.2	9.7	13.5	ns	ns	ns	ns	ns

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	4.1	5.7	ns		
t <sub>IRD2</sub>	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	4.8	6.7	ns		
t <sub>IRD3</sub>	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	5.5	7.7	ns		
t <sub>IRD4</sub>	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	6.2	8.7	ns		
t <sub>IRD8</sub>	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	9.0	12.6	ns		
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	6.7	9.3	ns		
		FO = 635	5.0	5.6	6.3	7.4	7.4	10.3	ns		
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	7.8	11.0	ns		
		FO = 635	6.8	7.6	8.6	10.1	10.1	14.1	ns		
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t <sub>CKSW</sub>	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	1.5	2.2	ns		
		FO = 635	1.0	1.2	1.3	1.5	1.5	2.2	ns		
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	5.9	8.2	ns		
		FO = 635	4.6	5.2	5.9	6.9	6.9	9.6	ns		
t <sub>P</sub>	Minimum Period (1/f <sub>MAX</sub> )	FO = 32	9.2	10.2	11.1	12.7	12.7	21.2	ns		
		FO = 635	9.9	11.0	12.0	13.8	13.8	23.0	ns		
f <sub>MAX</sub>	Maximum Datapath Frequency	FO = 32	108	98	90	79	79	47	MHz		
		FO = 635	100	91	83	73	73	44	MHz		
<b>TTL Output Module Timing<sup>5</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	5.3	7.4	ns		
t <sub>DHL</sub>	Data-to-Pad LOW		4.2	4.6	5.2	6.2	6.2	8.6	ns		
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	5.5	7.7	ns		
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	6.1	8.5	ns		
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	10.9	15.3	ns		
<b>TTL Output Module Timing<sup>5</sup></b>											
t <sub>ENLZ</sub>	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	10.2	14.3	ns		
t <sub>GLH</sub>	G-to-Pad HIGH		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t <sub>GHL</sub>	G-to-Pad LOW		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t <sub>LSU</sub>	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.0	1.4	ns		
t <sub>LH</sub>	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	11.8	16.5	ns		

**Figure 39 • PL68****Table 48 • PL68**

<b>PL68</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	I/O	I/O
3	I/O	I/O
4	VCC	VCC
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	GND	GND
15	GND	GND
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O
21	VCC	VCC
22	I/O	I/O
23	I/O	I/O

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
22	I/O
23	I/O
24	I/O
25	I/O
26	VCCA
27	I/O
28	I/O
29	VCCA
30	VCCI
31	GND
32	VCCA
33	LP
34	TCK, I/O
35	I/O
36	GND
37	I/O
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	I/O
45	I/O
46	I/O
47	I/O
48	GND
49	I/O
50	I/O
51	I/O
52	I/O
53	I/O
54	I/O
55	I/O
56	I/O
57	I/O
58	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
96	VCCA
97	GND
98	GND
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	WD, I/O
106	WD, I/O
107	I/O
108	I/O
109	WD, I/O
110	WD, I/O
111	I/O
112	QCLKA, I/O
113	I/O
114	GND
115	I/O
116	I/O
117	I/O
118	I/O
119	VCCI
120	I/O
121	WD, I/O
122	WD, I/O
123	I/O
124	I/O
125	I/O
126	I/O
127	GND
128	NC
129	NC
130	NC
131	GND
132	I/O