



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 2560 |
| Number of I/O | 176 |
| Number of Gates | 54000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a42mx36-pqg208i |

2.3 Ordering Information

The following figure shows ordering information. All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

Figure 1 • Ordering Information





Figure 2 • 42MX C-Module Implementation

The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.




Figure 3 • 42MX C-Module Implementation

Figure 5 • A42MX24 and A42MX36 D-Module Implementation**Figure 6 • A42MX36 Dual-Port SRAM Block**

3.2.3 Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be continuous or split into segments. Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.



3.2.3.1 Horizontal Routing

Horizontal routing tracks span the whole row length or are divided into multiple segments and are located in between the rows of modules. Any segment that spans more than one-third of the row length is considered a long horizontal segment. A typical channel is shown in Figure 7, page 10. Within horizontal routing, dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-dedicated tracks are used for signal nets.

3.2.3.2 Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long. Long tracks span the column length of the module, and can be divided into multiple segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing.

Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 7, page 10.

Figure 8 • Clock Networks of 42MX Devices**Figure 9 • Quadrant Clock Network of A42MX36 Devices**

Note: *QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500 μ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

3.8.1 3.3 V LVTTL Electrical Specifications

Table 19 • 3.3V LVTTL Electrical Specifications

| Symbol | Parameter | Commercial | | Commercial -F | | Industrial | | Military | | Units |
|--|---|-------------------|-------------|----------------------|-------------|-------------------|-------------|-----------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ¹ | IOH = -4 mA | 2.15 | | 2.15 | | 2.4 | | 2.4 | | V |
| VOL ¹ | IOL = 6 mA | | 0.4 | | 0.4 | | 0.48 | | 0.48 | V |
| VIL | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| VIH (40MX) | | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIH (42MX) | | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | V |
| IIL | | | -10 | | -10 | | -10 | | -10 | µA |
| IIH | | | -10 | | -10 | | -10 | | -10 | µA |
| Input Transition Time, T _R and T _F | | | 500 | | 500 | | 500 | | 500 | ns |
| C _{IO} I/O Capacitance | | | 10 | | 10 | | 10 | | 10 | pF |
| Standby Current, ICC ² | A40MX02, A40MX04 | 3 | | 25 | | 10 | | 25 | | mA |
| | A42MX09 | 5 | | 25 | | 25 | | 25 | | mA |
| | A42MX16 | 6 | | 25 | | 25 | | 25 | | mA |
| | A42MX24, A42MX36 | 15 | | 25 | | 25 | | 25 | | mA |
| Low-Power Mode Standby Current | 42MX devices only | 0.5 | | ICC - 5.0 | | ICC - 5.0 | | ICC - 5.0 | | mA |
| IIO, I/O source sink current | Can be derived from the <i>IB/S model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) | | | | | | | | | |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.


3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

Table 20 • Absolute Maximum Ratings*

| Symbol | Parameter | Limits | Units |
|------------------|-----------------------------|--------------------|--------------|
| VCCI | DC Supply Voltage for I/Os | -0.5 to +7.0 | V |
| VCCA | DC Supply Voltage for Array | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCCA + 0.5 | V |
| VO | Output Voltage | -0.5 to VCCI + 0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Figure 20 42MX Timing Model (SRAM Functions)



Note: Values are shown for A42MX36 3 at 5.0 V worst-case commercial conditions.

3.10.1 Parameter Measurement

The following figures show parameter measurement details.

Figure 21 Output Buffer Delays




Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, V_{CC} = 3.0 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--------------------------|----------|----------|------|----------|------|-----------|------|----------|------|------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Predicted Routing Delays¹ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.9 | | 3.3 | | 3.8 | | 4.5 | | 6.3 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 3.6 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 4.4 | | 5.0 | | 5.7 | | 6.7 | | 9.4 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 5.1 | | 5.9 | | 6.7 | | 7.8 | | 11.0 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 8.0 | | 9.3 | | 10.5 | | 12.4 | | 17.2 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 16 | 6.4 | | 7.4 | | 8.4 | | 9.9 | | 13.8 ns |
| | | FO = 128 | 6.4 | | 7.4 | | 8.4 | | 9.9 | | 13.8 |
| t _{CKL} | Input HIGH to LOW | FO = 16 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 ns |
| | | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | | FO = 128 | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{PWL} | Minimum Pulse Width LOW | FO = 16 | 3.1 | | 3.6 | | 4.1 | | 4.8 | | 6.7 ns |
| | | FO = 128 | 3.3 | | 3.8 | | 4.3 | | 5.1 | | 7.1 |
| t _{CKSW} | Maximum Skew | FO = 16 | 0.6 | | 0.6 | | 0.7 | | 0.8 | | 1.2 ns |
| | | FO = 128 | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.6 |
| t _P | Minimum Period | FO = 16 | 6.5 | | 7.5 | | 8.5 | | 10.1 | | 14.1 ns |
| | | FO = 128 | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 |
| f _{MAX} | Maximum Frequency | FO = 16 | 113 | | 105 | | 96 | | 83 | | 50 MHz |
| | | FO = 128 | 109 | | 101 | | 92 | | 80 | | 48 |
| TTL Output Module Timing⁴ | | | | | | | | | | | |
| t _{D LH} | Data-to-Pad HIGH | | 4.7 | | 5.4 | | 6.1 | | 7.2 | | 10.0 ns |
| t _{D HL} | Data-to-Pad LOW | | 5.6 | | 6.4 | | 7.3 | | 8.6 | | 12.0 ns |
| t _{EN ZH} | Enable Pad Z to HIGH | | 5.2 | | 6.0 | | 6.9 | | 8.1 | | 11.3 ns |
| t _{EN LZ} | Enable Pad Z to LOW | | 6.6 | | 7.6 | | 8.6 | | 10.1 | | 14.1 ns |
| t _{EN HZ} | Enable Pad HIGH to Z | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 ns |
| t _{EN LZ} | Enable Pad LOW to Z | | 8.2 | | 9.5 | | 10.7 | | 12.6 | | 17.7 ns |
| d _{TLH} | Delta LOW to HIGH | | 0.03 | | 0.03 | | 0.04 | | 0.04 | | 0.06 ns/pF |
| d _{THL} | Delta HIGH to LOW | | 0.04 | | 0.04 | | 0.05 | | 0.06 | | 0.08 ns/pF |

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD3} | FO = 3 Routing Delay | | | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | |
| t _{RD4} | FO = 4 Routing Delay | | | 1.6 | 1.7 | 2.0 | 2.3 | 3.2 | ns | | | |
| t _{RD8} | FO = 8 Routing Delay | | | 2.6 | 2.9 | 3.2 | 3.8 | 5.3 | ns | | | |
| Logic Module Sequential Timing^{3,4} | | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | | 0.3 | 0.4 | 0.4 | 0.5 | 0.7 | | | ns | | |
| t _{HD} | Flip-Flop (Latch) Data Input Hold | 0.0 | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 0.7 | | 0.8 | 0.9 | 1.0 | 1.4 | | | ns | | |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 3.4 | | 3.8 | 4.3 | 5.0 | 7.1 | | | ns | | |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 4.5 | | 5.0 | 5.6 | 6.6 | 9.2 | | | ns | | |
| t _A | Flip-Flop Clock Input Period | 6.8 | | 7.6 | 8.6 | 10.1 | 14.1 | | | ns | | |
| t _{INH} | Input Buffer Latch Hold | 0.0 | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t _{INSU} | Input Buffer Latch Set-Up | 0.5 | | 0.5 | 0.6 | 0.7 | 1.0 | | | ns | | |
| t _{OUTH} | Output Buffer Latch Hold | 0.0 | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t _{OUTSU} | Output Buffer Latch Set-Up | 0.5 | | 0.5 | 0.6 | 0.7 | 1.0 | | | ns | | |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency | 215 | | 195 | 179 | 156 | 94 | MHz | | | | |
| Input Module Propagation Delays | | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | | 1.1 | 1.2 | 1.3 | 1.6 | 2.2 | ns | | | | |
| t _{INYL} | Pad-to-Y LOW | | 0.8 | 0.9 | 1.0 | 1.2 | 1.7 | ns | | | | |
| t _{INGH} | G to Y HIGH | | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns | | | | |
| t _{INGL} | G to Y LOW | | 1.4 | 1.6 | 1.8 | 2.1 | 2.9 | ns | | | | |
| Input Module Predicted Routing Delays² | | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 1.8 | 2.0 | 2.3 | 2.7 | 4.0 | ns | | | | |
| t _{IRD2} | FO = 2 Routing Delay | | 2.1 | 2.3 | 2.6 | 3.1 | 4.3 | ns | | | | |
| t _{IRD3} | FO = 3 Routing Delay | | 2.3 | 2.6 | 3.0 | 3.5 | 4.9 | ns | | | | |
| t _{IRD4} | FO = 4 Routing Delay | | 2.6 | 3.0 | 3.3 | 3.9 | 5.4 | ns | | | | |
| t _{IRD8} | FO = 8 Routing Delay | | 3.6 | 4.0 | 4.6 | 5.4 | 7.5 | ns | | | | |
| Global Clock Network | | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 2.6 | 2.9 | 3.3 | 3.9 | 5.4 | ns | | | | |
| | | FO = 384 | 2.9 | 3.2 | 3.6 | 4.3 | 6.0 | ns | | | | |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | | |
| | | FO = 384 | 4.5 | 5.0 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 3.2 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| | | FO = 384 | 3.7 | 4.1 | 4.6 | 5.4 | 7.6 | ns | | | | |

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | |
|--|-----------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|---------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Predicted Routing Delays² | | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | | 2.6 | | 2.9 | | 3.2 | | 3.8 | | 5.3 ns |
| t _{IRD2} | FO = 2 Routing Delay | | | 2.9 | | 3.2 | | 3.6 | | 4.3 | | 6.0 ns |
| t _{IRD3} | FO = 3 Routing Delay | | | 3.2 | | 3.6 | | 4.0 | | 4.8 | | 6.6 ns |
| t _{IRD4} | FO = 4 Routing Delay | | | 3.5 | | 3.9 | | 4.4 | | 5.2 | | 7.3 ns |
| t _{IRD8} | FO = 8 Routing Delay | | | 4.8 | | 5.3 | | 6.1 | | 7.1 | | 10.0 ns |
| Global Clock Network | | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | | 4.4 | | 4.8 | | 5.5 | | 6.5 | | 9.1 ns |
| | | FO = 486 | | 4.8 | | 5.3 | | 6.0 | | 7.1 | | 10.0 ns |
| t _{CKL} | Input HIGH to LOW | FO = 32 | | 5.1 | | 5.7 | | 6.4 | | 7.6 | | 10.6 ns |
| | | FO = 486 | | 6.0 | | 6.6 | | 7.5 | | 8.8 | | 12.4 ns |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 3.0 | | 3.3 | | 3.8 | | 4.5 | | 6.3 | ns |
| | | FO = 486 | 3.3 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | ns |
| t _{PWL} | Minimum Pulse Width LOW | FO = 32 | 3.0 | | 3.4 | | 3.8 | | 4.5 | | 6.3 | ns |
| | | FO = 486 | 3.3 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | ns |
| t _{CKSW} | Maximum Skew | FO = 32 | | 0.8 | | 0.8 | | 1.0 | | 1.1 | | 1.6 ns |
| | | FO = 486 | | 0.8 | | 0.8 | | 1.0 | | 1.1 | | 1.6 ns |
| t _{SUEXT} | Input Latch External Set-Up | FO = 32 | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| | | FO = 486 | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| TTL Output Module Timing⁵ | | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | | | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.1 ns |
| t _{DHL} | Data-to-Pad LOW | | | 4.0 | | 4.4 | | 5.0 | | 5.9 | | 8.3 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | | 3.6 | | 4.0 | | 4.5 | | 5.3 | | 7.4 ns |
| t _{ENZL} | Enable Pad Z to LOW | | | 3.9 | | 4.4 | | 5.0 | | 5.8 | | 8.2 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | | 7.2 | | 8.0 | | 9.1 | | 10.7 | | 14.9 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | | 6.7 | | 7.5 | | 8.5 | | 9.9 | | 13.9 ns |
| t _{GLH} | G-to-Pad HIGH | | | 4.8 | | 5.3 | | 6.0 | | 7.2 | | 10.0 ns |
| t _{GHL} | G-to-Pad LOW | | | 4.8 | | 5.3 | | 6.0 | | 7.2 | | 10.0 ns |
| t _{LSU} | I/O Latch Output Set-Up | | | 0.7 | | 0.7 | | 0.8 | | 1.0 | | 1.4 ns |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Combinatorial Functions¹ | | | | | | | | | | | |
| t _{PD} | Internal Array Module Delay | 1.3 | 1.5 | 1.7 | 2.0 | 2.7 | ns | | | | |
| t _{PDD} | Internal Decode Module Delay | 1.6 | 1.8 | 2.0 | 2.4 | 3.3 | ns | | | | |
| Logic Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 0.9 | 1.0 | 1.2 | 1.4 | 2.0 | ns | | | | |
| t _{RD2} | FO = 2 Routing Delay | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{RD3} | FO = 3 Routing Delay | 1.6 | 1.8 | 2.0 | 2.4 | 3.4 | ns | | | | |
| t _{RD4} | FO = 4 Routing Delay | 2.0 | 2.2 | 2.5 | 2.9 | 4.1 | ns | | | | |
| t _{RD5} | FO = 8 Routing Delay | 3.3 | 3.7 | 4.2 | 4.9 | 6.9 | ns | | | | |
| t _{RDD} | Decode-to-Output Routing Delay | 0.3 | 0.4 | 0.4 | 0.5 | 0.7 | ns | | | | |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{CO} | Flip-Flop Clock-to-Output | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{GO} | Latch Gate-to-Output | 1.3 | 1.4 | 1.6 | 1.9 | 2.7 | ns | | | | |
| t _{SUD} | Flip-Flop (Latch) Set-Up Time | 0.3 | 0.3 | 0.4 | 0.5 | 0.7 | ns | | | | |
| t _{HD} | Flip-Flop (Latch) Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{RO} | Flip-Flop (Latch) Reset-to-Output | 1.6 | 1.7 | 2.0 | 2.3 | 3.2 | ns | | | | |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 0.7 | 0.8 | 0.9 | 1.0 | 1.4 | ns | | | | |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 3.3 | 3.7 | 4.2 | 4.9 | 6.9 | ns | | | | |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 4.4 | 4.8 | 5.5 | 6.4 | 9.0 | ns | | | | |
| Synchronous SRAM Operations | | | | | | | | | | | |
| t _{RC} | Read Cycle Time | 6.8 | 7.5 | 8.5 | 10.0 | 14.0 | ns | | | | |
| t _{WC} | Write Cycle Time | 6.8 | 7.5 | 8.5 | 10.0 | 14.0 | ns | | | | |
| t _{RCKHL} | Clock HIGH/LOW Time | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t _{RCO} | Data Valid After Clock HIGH/LOW | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t _{ADSU} | Address/Data Set-Up Time | 1.6 | 1.8 | 2.0 | 2.4 | 3.4 | ns | | | | |
| Synchronous SRAM Operations (continued) | | | | | | | | | | | |
| t _{ADH} | Address/Data Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{RENSU} | Read Enable Set-Up | 0.6 | 0.7 | 0.8 | 0.9 | 1.3 | ns | | | | |
| t _{RENH} | Read Enable Hold | 3.4 | 3.8 | 4.3 | 5.0 | 7.0 | ns | | | | |
| t _{WENSU} | Write Enable Set-Up | 2.7 | 3.0 | 3.4 | 4.0 | 5.6 | ns | | | | |
| t _{WENH} | Write Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{BENS} | Block Enable Set-Up | 2.8 | 3.1 | 3.5 | 4.1 | 5.7 | ns | | | | |
| t _{BENH} | Block Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)


| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL Output Module Timing⁵ (Continued) | | | | | | | | | | | |
| t _{ENLZ} | Enable Pad LOW to Z | 4.9 | 5.5 | 6.2 | 7.3 | 10.2 | ns | | | | |
| t _{GLH} | G-to-Pad HIGH | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | | |
| t _{GHL} | G-to-Pad LOW | 2.9 | 3.3 | 3.7 | 4.4 | 6.1 | ns | | | | |
| t _{LSU} | I/O Latch Output Set-Up | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | | |
| t _{LH} | I/O Latch Output Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | 5.7 | 6.3 | 7.1 | 8.4 | 11.8 | ns | | | | |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | 7.8 | 8.6 | 9.8 | 11.5 | 16.1 | ns | | | | |
| d _{TLH} | Capacitive Loading, LOW to HIGH | 0.07 | 0.08 | 0.09 | 0.10 | 0.14 | ns/pF | | | | |
| d _{THL} | Capacitive Loading, HIGH to LOW | 0.07 | 0.08 | 0.09 | 0.10 | 0.14 | ns/pF | | | | |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD5} | FO = 8 Routing Delay | | 4.6 | | 5.2 | | 5.8 | | 6.9 | | 9.6 ns |
| t _{RDD} | Decode-to-Output Routing Delay | | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 ns |
| Logic Module Sequential Timing^{3, 4} | | | | | | | | | | | |
| t _{CO} | Flip-Flop Clock-to-Output | | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 3.7 ns |
| t _{GO} | Latch Gate-to-Output | | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 3.7 ns |
| t _{SUD} | Flip-Flop (Latch) Set-Up Time | 0.4 | | 0.5 | | 0.6 | | 0.7 | | 0.9 | ns |
| t _{HD} | Flip-Flop (Latch) Hold Time | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{RO} | Flip-Flop (Latch) Reset-to-Output | | 2.2 | | 2.4 | | 2.7 | | 3.2 | | 4.5 ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 1.0 | | 1.1 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | | 4.6 | | 5.2 | | 5.8 | | 6.9 | | 9.6 ns |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | | 6.1 | | 6.8 | | 7.7 | | 9.0 | | 12.6 ns |
| Synchronous SRAM Operations | | | | | | | | | | | |
| t _{RC} | Read Cycle Time | | 9.5 | | 10.5 | | 11.9 | | 14.0 | | 19.6 ns |
| t _{WC} | Write Cycle Time | | 9.5 | | 10.5 | | 11.9 | | 14.0 | | 19.6 ns |
| t _{RCKHL} | Clock HIGH/LOW Time | | 4.8 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| t _{RCO} | Data Valid After Clock HIGH/LOW | | 4.8 | | 5.3 | | 6.0 | | 7.0 | | 9.8 ns |
| t _{ADSU} | Address/Data Set-Up Time | | 2.3 | | 2.5 | | 2.8 | | 3.4 | | 4.8 ns |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 244 | WD, I/O |
| 245 | I/O |
| 246 | I/O |
| 247 | I/O |
| 248 | VCCI |
| 249 | I/O |
| 250 | WD, I/O |
| 251 | WD, I/O |
| 252 | I/O |
| 253 | SDI, I/O |
| 254 | I/O |
| 255 | GND |
| 256 | NC |

Figure 51 • BG272**Table 60 • BG272**

| BG272 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| A1 | GND |
| A2 | GND |
| A3 | I/O |
| A4 | WD, I/O |
| A5 | I/O |

Table 62 • CQ172

| | |
|----|--------|
| 21 | I/O |
| 22 | GND |
| 23 | VCCI |
| 24 | VSV |
| 25 | I/O |
| 26 | I/O |
| 27 | VCC |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | GND |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | GND |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | BININ |
| 45 | BINOUT |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | VCCI |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | GND |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |

Table 62 • CQ172

| | |
|-----|------|
| 99 | I/O |
| 100 | I/O |
| 101 | I/O |
| 102 | I/O |
| 103 | GND |
| 104 | I/O |
| 105 | I/O |
| 106 | VKS |
| 107 | VPP |
| 108 | GND |
| 109 | VCCI |
| 110 | VSV |
| 111 | I/O |
| 112 | I/O |
| 113 | VCC |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | GND |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | GNDI |
| 124 | I/O |
| 125 | I/O |
| 126 | I/O |
| 127 | I/O |
| 128 | I/O |
| 129 | I/O |
| 130 | I/O |
| 131 | SDI |
| 132 | I/O |
| 133 | I/O |
| 134 | I/O |
| 135 | I/O |
| 136 | VCCI |
| 137 | I/O |