Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	31
3.0	Power-Managed Modes	41
4.0	Reset	51
5.0	Memory Organization	65
6.0	Flash Program Memory	87
7.0	8 x 8 Hardware Multiplier	91
8.0	Interrupts	93
9.0	I/O Ports	109
10.0	Timer0 Module	131
11.0	Timer1 Module	135
12.0	Timer2 Module	141
	Timer3 Module	
	Capture/Compare/PWM (CCP) Modules	
	Master Synchronous Serial Port (MSSP) Module	
16.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	197
17.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	217
	10-Bit Analog-to-Digital Converter (A/D) Module	
19.0	Comparator Module	241
	Comparator Voltage Reference Module	
	High/Low-Voltage Detect (HLVD)	
	Liquid Crystal Display (LCD) Driver Module	
	Special Features of the CPU	
	Instruction Set Summary	
	Development Support	
	Electrical Characteristics	
	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	endix A: Revision History	
	endix B: Device Differences	
	endix C: Conversion Considerations	
	endix D: Migration from Baseline to Enhanced Devices	
	endix E: migration from Mid-Range to Enhanced Devices	
	endix F: Migration from High-End to Enhanced Devices	
	X	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	der Response	
DICA	19E6200/6400/9200/9400 Product Identification System	111

TABLE 1-3: PIC18F8X90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description
Pili Naille	TQFP	Type	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/SEG30 RG0 SEG30	5	I/O O	ST Analog	Digital I/O. SEG30 output for LCD.
RG1/TX2/CK2/SEG29 RG1 TX2 CK2 SEG29	6	I/O O I/O O	ST — ST Analog	Digital I/O. AUSART2 asynchronous transmit. AUSART2 synchronous clock (see related RX2/DT2). SEG29 output for LCD.
RG2/RX2/DT2/SEG28 RG2 RX2 DT2 SEG28	7	I/O I I/O O	ST ST ST Analog	Digital I/O. AUSART2 asynchronous receive. AUSART2 synchronous data (see related TX2/CK2). SEG28 output for LCD.
RG3/SEG27 RG3 SEG27	8	I/O O	ST Analog	Digital I/O. SEG27 output for LCD.
RG4/SEG26 RG4 SEG26	10	I/O O	ST Analog	Digital I/O. SEG26 output for LCD.
RG5				See MCLR/VPP/RG5 pin.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output


ST = Schmitt Trigger input with CMOS levels Analog = Analog input
I = Input O = Output

P = Power OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for CCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for CCP2 when Configuration bit, CCP2MX, is cleared.

NOTES:



5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-8.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 24.2.1** "Extended Instruction Syntax".

REGISTER 8-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	CMIP	_	_	BCLIP	HLVDIP	TMR3IP	CCP2IP
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit

1 = High priority

0 = Low priority

bit 6 CMIP: Comparator Interrupt Priority bit

1 = High priority0 = Low priority

bit 5-4 Unimplemented: Read as '0'

bit 3 BCLIP: Bus Collision Interrupt Priority bit

1 = High priority0 = Low priority

bit 2 **HLVDIP:** High/Low-Voltage Detect Interrupt Priority bit

1 = High priority
0 = Low priority

bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

bit 0 CCP2IP: CCP2 Interrupt Priority bit

1 = High priority0 = Low priority

TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
PORTC	RC7	RC6	RC6 RC5 RC4 RC3 RC2 RC1 RC0						62		
LATC	LATC Data	LATC Data Output Register									
TRISC	PORTC Data Direction Register										
LCDSE1	SE15										

Legend: Shaded cells are not used by PORTC.

TABLE 9-13: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
TRISF	PORTF Da	ORTF Data Direction Register									
PORTF	Read POR	TF Data Lat	ch/Write P	ORTF Data	a Latch				62		
LATF	LATF Data		62								
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	61		
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	61		
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	61		
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	64		
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	64		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

14.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR2L register and to the CCP2CON<5:4> bits. Up to 10-bit resolution is available. The CCPR2L contains the eight MSbs and the CCP2CON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPR2L:CCP2CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 14-2:

CCPR2L and CCP2CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR2H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR2H is a read-only register.

The CCPR2H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR2H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP2 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:


EQUATION 14-3:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared.

TABLE 14-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58






TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	59		
PIR1	_	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	61		
PIE1	_	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	61		
IPR1	_	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	61		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	61		
TXREG1	EUSART1	Transmit Re	gister						61		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	61		
BAUDCON1	ABDOVF	RCIDL	I	SCKP	BRG16	_	WUE	ABDEN	62		
SPBRGH1	EUSART1	EUSART1 Baud Rate Generator Register High Byte									
SPBRG1	EUSART1	Baud Rate (Generator R	egister Low	Byte	•		•	61		

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

16.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of Sleep or any Idle mode and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG1 register. If the RC1IE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RC1IE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- Flag bit, RC1IF, will be set when reception is complete. An interrupt will be generated if enable bit, RC1IE, was set.
- Read the RCSTA1 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG1 register.
- If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set

TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	59	
PIR1	_	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	61	
PIE1	_	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	61	
IPR1	_	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	61	
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	61	
RCREG1	EUSART1	Receive Rec	gister						61	
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	61	
BAUDCON1	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	62	
SPBRGH1	EUSART1	USART1 Baud Rate Generator Register High Byte								
SPBRG1	EUSART1	Baud Rate (Senerator R	egister Low	Byte				61	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

17.4.2 AUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep, or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG2 register; if the RC2IE enable bit is set, the interrupt generated will wake the chip from low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RC2IE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- Flag bit, RC2IF, will be set when reception is complete. An interrupt will be generated if enable bit, RC2IE, was set.
- Read the RCSTA2 register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG2 register.
- If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set

TABLE 17-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	59		
PIR3	_	LCDIF	RC2IF	TX2IF	_	_	_	_	61		
PIE3	_	LCDIE	RC2IE	TX2IE	_	_	_	_	61		
IPR3	_	LCDIP	RC2IP	TX2IP	_	_	1	_	61		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	63		
RCREG2	AUSART2	AUSART2 Receive Register									
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	63		
SPBRG2	AUSART2	Baud Rate 0	Senerator R	egister			•		63		

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

REGISTER 18-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified

0 = Left justified

bit 6 **Unimplemented:** Read as '0'

bit 5-3 ACQT2:ACQT0: A/D Acquisition Time Select bits

111 **= 20 T**AD

110 **= 16 T**AD

101 **= 12 T**AD

100 **= 8 T**AD

011 = 6 TAD 010 = 4 TAD

010 **- 4** IAD

001 = 2 TAD $000 = 0 \text{ TAD}^{(1)}$

bit 2-0 ADCS2:ADCS0: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)(1)

110 = Fosc/64

101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)(1)

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2

Note 1: If the A/D FRC clock source is selected, a delay of one Tcy (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

18.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (Chold) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 18-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 18-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 18-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD = 25 pF Rs = 2.5 k Ω Conversion Error \leq 1/2 LSb

VDD = $5V \rightarrow Rss = 2 \text{ k}\Omega$ Temperature = 85°C (system max.)

EQUATION 18-1: ACQUISITION TIME

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
```

EQUATION 18-2: A/D MINIMUM CHARGING TIME

```
VHOLD = (V_{REF} - (V_{REF}/2048)) \cdot (1 - e^{(-T_{C}/C_{HOLD}(R_{IC} + R_{SS} + R_{S}))})

or

T_{C} = -(C_{HOLD})(R_{IC} + R_{SS} + R_{S}) \ln(1/2048)
```

EQUATION 18-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

```
TACQ
                      TAMP + TC + TCOFF
TAMP
                      0.2 \, \mu s
TCOFF
                      (Temp - 25^{\circ}C)(0.02 \mu s/^{\circ}C)
                      (50^{\circ}\text{C} - 25^{\circ}\text{C})(0.02 \,\mu\text{s}/^{\circ}\text{C})
                      1.2 us
Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 ms.
TC
                      -(CHOLD)(RIC + RSS + RS) ln(1/2047) \mu s
                      -(25 \text{ pF}) (1 \text{ k}\Omega + 2 \text{ k}\Omega + 2.5 \text{ k}\Omega) \ln(0.0004883) \,\mu\text{s}
                      5.03 µs
                      0.2 \mu s + 5 \mu s + 1.2 \mu s
TACO
                      6.4 \, \mu s
```


19.1 Comparator Configuration


There are eight modes of operation for the comparators, shown in Figure 19-1. Bits, CM2:CM0 of the CMCON register, are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 26.0** "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.

FIGURE 19-1: COMPARATOR I/O OPERATING MODES





REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7-5 **Unimplemented:** Read as '0'

bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

1111 = 1:32,768

1110 = 1:16,384

1101 = 1:8,192

1100 = 1:4,096

1011 = 1:2.048

1010 = 1:1,024

1001 = 1:512

1000 = 1:256

0111 = 1:128

0110 = 1:64

0101 = 1:32

0100 = 1:16

0011 = 1:8

0010 = 1:4

0001 = 1:2

0000 = 1:1

bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

REGISTER 23-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	U-0	R/P-1
MCLRE	_	_	_	_	LPT10SC	_	CCP2MX
bit 7							bit 0

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7 MCLRE: MCLR Pin Enable bit

1 = \overline{MCLR} pin enabled; RG5 input pin disabled

0 = RG5 input pin enabled; MCLR disabled

bit 6-3 **Unimplemented:** Read as '0'

bit 2 LPT10SC: Low-Power Timer 1 Oscillator Enable bit

1 = Timer1 configured for low-power operation

0 = Timer1 configured for higher power operation

bit 1 **Unimplemented:** Read as '0'

bit 0 CCP2MX: CCP2 MUX bit

1 = CCP2 input/output is multiplexed with RC1

0 = CCP2 input/output is multiplexed with RE7

SLEEP	Enter Sleep mode							
Syntax:	SLEEP							
Operands:	None	None						
Operation:	00h → WDT, 0 → WDT postscaler, 1 → \overline{TO} , 0 → PD							
Status Affected:	$\overline{TO}, \overline{PD}$	TO, PD						
Encoding:	0000	0000	0000	0011				
Description:	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
0.4				~ 4				

	Q1	Q2	Q3	Q4
ĺ	Decode	No	Process	Go to
		operation	Data	Sleep

 $\begin{array}{lll} \underline{\text{Example:}} & & \text{SLEEP} \\ & \text{Before Instruction} \\ & \underline{\text{TO}} & = & ? \\ & \underline{\text{PD}} & = & ? \\ & & \text{After Instruction} \\ & \underline{\text{TO}} & = & 1 \uparrow \\ & \underline{\text{PD}} & = & 0 \\ \end{array}$

† If WDT causes wake-up, this bit is cleared.

CHREWE	• • •					
SUBFWB		Subtract f from W with Borrow				
Syntax:	SUBFWE	0 0 11				
Operands:	$0 \le f \le 25$	5				
	$a \in [0,1]$ $a \in [0,1]$	$d \in [0,1]$ $a \in [0,1]$				
Operation:	(W) - (f) -	$-(\overline{C}) \rightarrow dest$				
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0101	0101 01da ffff ffff				
Description:	(borrow) f method). in W. If 'd register 'f	Subtract register 'f' and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default).				
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank				
	set is enal in Indexed mode whe Section 2 Bit-Orien	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
a cyclo / totivity.						
Q1	Q2	Q3	Q4			
	Read	Process	Write to			
Q1						
Q1 Decode Example 1:	Read register 'f'	Process	Write to			
Q1 Decode Example 1: Before Instruc	Read register 'f' SUBFWB	Process Data	Write to			
Q1 Decode Example 1: Before Instruct REG W	Read register 'f' SUBFWB stion = 3 = 2	Process Data	Write to			
Q1 Decode Example 1: Before Instruct REG W C	Read register 'f' SUBFWB ction = 3 = 2 = 1	Process Data	Write to			
Q1 Decode Example 1: Before Instruct REG W	Read register 'f' SUBFWB ction = 3 = 2 = 1	Process Data	Write to			
Q1 Decode Example 1: Before Instruction REG W C After Instruction REG W	Read register 'f' SUBFWB stion = 3 = 2 = 1 on = FF = 2	Process Data	Write to			
Q1 Decode Example 1: Before Instruction REG W C After Instruction REG	Read register 'f' SUBFWB ction = 3 = 2 = 1 con = FF = 2 = 0 = 0	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C After Instruction REG W C Z N	Read register 'f' SUBFWB stion = 3 = 2 = 1 on = 2 = 0 = 0 = 1 ; res	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C After Instruction REG W C C Z N N Example 2:	Read register 'f' SUBFWB stion = 3 = 2 = 1 on = 0 = 0 = 0 = 1; results for the substitute of the subs	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C After Instruction REG W C Z N Example 2: Before Instruct	Read register 'f' SUBFWB stion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; re SUBFWB	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2:	Read register 'f' SUBFWB tion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; re SUBFWB tion = 2 = 5	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C After Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N C C Z N C C C Z N C C C C C C C	Read register 'f' SUBFWB stion = 3	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2:	Read register 'f' SUBFWB etion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; re SUBFWB etion = 2 = 5 = 1	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C After Instruction REG W C C Z N N Example 2: Before Instruction REG W C C After Instruction REG W C C After Instruction REG W C C After Instruction REG W C C	Read register 'f' SUBFWB stion = 3 = 2 = 1 on = 2 = 0 = 1; results from = 2 = 5 = 1 on = 5 = 1 on = 5 = 1 on = 2 = 3	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C C C C C C C C C C C C C C C C C	Read register 'f' SUBFWB tion = 3 = 2 = 1 on = 2 = 0 = 1 ; results from = 2 = 5 = 1 on = 2 = 1 on = 2 = 5 = 1 on = 2	Process Data REG, 1, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N C C Z N N C C Z N N C C Z N N N C C X N N N N N N N N N N N N N N	Read register 'f' SUBFWB etion = 3 = 2 = 1 on = FF = 2 = 0 = 0 = 1; re SUBFWB etion = 2 = 5 = 1 on = 2 = 3 = 1 = 0	Process Data REG, 1, 0 esult is negative REG, 0, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N C C N N N C C N N N N N N N N	Read register 'f' SUBFWB stion = 3	Process Data REG, 1, 0 esult is negative REG, 0, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N C C S S N S S N S S N S S N S S N S S N S S N S	Read register 'f' SUBFWB ction = 3 = 2 = 1 cn = FF = 2 = 0 = 0 = 1; results stion = 2 = 1 cn = 2 = 1 cn = 2 = 1 cn = 2 = 3 = 1 cn = 2 = 3 = 1 cn = 4 cn =	Process Data REG, 1, 0 esult is negative REG, 0, 0	Write to destination			
Q1 Decode Example 1: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N Example 2: Before Instruction REG W C C Z N N C C N N N C C N N N N N N N N	Read register 'f' SUBFWB stion = 3	Process Data REG, 1, 0 esult is negative REG, 0, 0	Write to destination			

; result is zero

26.3 DC Characteristics: PIC18F6390/6490/8390/8490 (Industrial) PIC18LF6390/6490/8390/8490 (Industrial)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		I/O Ports:				
D030		with TTL Buffer	Vss	0.15 VDD	V	VDD < 4.5V
D030A			_	8.0	V	$4.5 \text{V} \leq \text{VDD} \leq 5.5 \text{V}$
D031		with Schmitt Trigger Buffer RC3 and RC4	Vss Vss	0.2 VDD 0.3 VDD	V V	
D032		MCLR	Vss	0.2 VDD	V	
D032A		OSC1 and T1OSI	Vss	0.3 VDD	V	LP, XT, HS, HSPLL modes ⁽¹⁾
D033		OSC1	Vss	0.2 VDD	V	EC mode ⁽¹⁾
	VIH	Input High Voltage				
		I/O Ports:				
D040		with TTL Buffer	0.25 VDD + 0.8V	VDD	V	VDD < 4.5V
D040A			2.0	VDD	V	$4.5 \text{V} \leq \text{VDD} \leq 5.5 \text{V}$
D041		with Schmitt Trigger Buffer RC3 and RC4	0.8 VDD 0.7 VDD	Vdd Vdd	V V	
D042		MCLR	0.8 VDD	VDD	V	
D042A		OSC1 and T1OSI	0.7 VDD	VDD	V	LP, XT, HS, HSPLL modes ⁽¹⁾
D043		OSC1	0.8 VDD	VDD	V	EC mode ⁽¹⁾
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O Ports	_	±1	μА	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR	_	±5	μΑ	VSS ≤ VPIN ≤ VDD
D063		OSC1	_	±5	μA	VSS ≤ VPIN ≤ VDD
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB Weak Pull-up Current	50	400	μΑ	VDD = 5V, VPIN = VSS

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

- 3: Negative current is defined as current sourced by the pin.
- 4: Parameter is characterized but not tested.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.