

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Obsolete Coldfire V3 32-Bit Single-Core
Coldfire V3 32-Bit Single-Core
32-Bit Single-Core
240MHz
24014112
CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, SSI, UART/USART, USB, USB OTG
DMA, LCD, PWM, WDT
94
-
ROMIess
-
32K x 8
1.4V ~ 3.6V
-
External
-40°C ~ 85°C (TA)
Surface Mount
256-LBGA
256-MAPBGA (17x17)
https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf53281cvm240j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1	MCF	MCF532x Family Comparison							
2	Orde	ring Information4							
3	Hard	ware Design Considerations							
	3.1	PLL Power Filtering							
	3.2	USB Power Filtering							
	3.3	Supply Voltage Sequencing and Separation Cautions5							
		3.3.1 Power Up Sequence							
		3.3.2 Power Down Sequence							
4	Pin A	ssignments and Reset States							
	4.1	Signal Multiplexing							
	4.2	Pinout—256 MAPBGA14							
	4.3	Pinout—196 MAPBGA15							
5	Elect	rical Characteristics15							
	5.1	Maximum Ratings							
	5.2	Thermal Characteristics							
	5.3	ESD Protection							
	5.4	DC Electrical Specifications							
	5.5	Oscillator and PLL Electrical Characteristics							
	5.6	External Interface Timing Characteristics							
		5.6.1 FlexBus							
	5.7	SDRAM Bus							
		5.7.1 SDR SDRAM AC Timing Characteristics23							

		5.7.2 DDR SDRAM AC Timing Characteristics 25
	5.8	General Purpose I/O Timing
	5.9	Reset and Configuration Override Timing 29
	5.10	LCD Controller Timing Specifications
	5.11	USB On-The-Go
	5.12	ULPI Timing Specification
	5.13	SSI Timing Specifications
	5.14	I <sup>2</sup> C Input/Output Timing Specifications
	5.15	Fast Ethernet AC Timing Specifications
		5.15.1 MII Receive Signal Timing
		5.15.2 MII Transmit Signal Timing
		5.15.3 MII Async Inputs Signal Timing 38
		5.15.4 MII Serial Management Channel Timing 38
	5.16	32-Bit Timer Module Timing Specifications
	5.17	QSPI Electrical Specifications
	5.18	JTAG and Boundary Scan Timing 40
	5.19	Debug AC Timing Specifications
6	Curre	ent Consumption 42
7	Pack	age Information
	7.1	Package Dimensions—256 MAPBGA 45
	7.2	Package Dimensions—196 MAPBGA 46
8	Revis	sion History 47

NP

\_\_\_\_\_



#### MCF532x Family Comparison



Figure 1. MCF5329 Block Diagram

# 1 MCF532x Family Comparison

The following table compares the various device derivatives available within the MCF532x family.

Table 1. MCF532x Family Configurations

Module	MCF5327	MCF5328	MCF53281	MCF5329			
ColdFire Version 3 Core with EMAC (Enhanced Multiply-Accumulate Unit)	• • •						
Core (System) Clock	up to 240 MHz						
Peripheral and External Bus Clock (Core clock ÷ 3)	up to 80 MHz						
Performance (Dhrystone/2.1 MIPS)	up to 211						
Unified Cache	16 Kbytes						
Static RAM (SRAM)		32 K	bytes				

![](_page_3_Picture_0.jpeg)

#### Pin Assignments and Reset States

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5327 196 MAPBGA	MCF5328 256 MAPBGA	MCF53281 MCF5329 256 MAPBGA		
USB Host & USB On-the-Go										
USBOTG_M	—	—	_	I/O	USB VDD	G12	L15	L15		
USBOTG_P		—	_	I/O	USB VDD	H13	L16	L16		
USBHOST_M		_	_	I/O	USB VDD	K13	M15	M15		
USBHOST_P	_	_	_	I/O	USB VDD	J12	M16	M16		
		FlexCAN (	MCF53281 & I	MCF5	329 only	)				
CANRX I2C_S	Cand CANTX do SDA, SSI_RXD,	o not have dedicat or LCD_D16 for C	ed bond pads. ANRX and I20	. Pleas C_SCI	e refer to _, SSI_T	the following XD, or LCD_D	pins for muxin 17 for CANTX.	ig:		
			PWM							
PWM7	PPWM7	—	—	I/O	EVDD	—	H13	H13		
PWM5	PPWM5	—	—	I/O	EVDD	—	H14	H14		
PWM3	PPWM3	DT3OUT	DT3IN	I/O	EVDD	H14	H15	H15		
PWM1	PPWM1	DT2OUT	DT2IN	I/O	EVDD	J14	H16	H16		
			SSI							
SSI_MCLK	PSSI4	—	—	I/O	EVDD	—	G4	G4		
SSI_BCLK	PSSI3	U2CTS	PWM7	I/O	EVDD	_	F4	F4		
SSI_FS	PSSI2	U2RTS	PWM5	I/O	EVDD	_	G3	G3		
SSI_RXD <sup>2</sup>	PSSI1	U2RXD	CANRX	Ι	EVDD	_	—	G2		
SSI_TXD <sup>2</sup>	PSSI0	U2TXD	CANTX	0	EVDD	_	—	G1		
SSI_RXD <sup>2</sup>	PSSI1	U2RXD	—	I	EVDD	_	G2	—		
SSI_TXD <sup>2</sup>	PSSI0	U2TXD	—	0	EVDD	_	G1	_		
			l <sup>2</sup> C							
I2C_SCL <sup>2</sup>	PFECI2C1	CANTX	U2TXD	I/O	EVDD	—	—	F3		
I2C_SDA <sup>2</sup>	PFECI2C0	CANRX	U2RXD	I/O	EVDD		—	F2		
I2C_SCL <sup>2</sup>	PFECI2C1	—	U2TXD	I/O	EVDD	E3	F3	—		
I2C_SDA <sup>2</sup>	PFECI2C0	—	U2RXD	I/O	EVDD	E4	F2	—		
		·	DMA		·		·	·		
DACK[1:0] and DREQ[1:0] do not have dedicated bond pads. Please refer to the following pins for muxing: TS for DACK0, DT0IN for DREQ0, DT1IN for DACK1, and IRQ1 for DREQ1.										

### Table 3. MCF5327/8/9 Signal Information and Muxing (continued)

![](_page_4_Picture_0.jpeg)

\_\_\_\_\_

**Pin Assignments and Reset States** 

Signal Name GPIO Alternate 1 A		Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5327 196 MAPBGA	MCF5328 256 MAPBGA	MCF53281 MCF5329 256 MAPBGA					
	QSPI											
QSPI_CS2	PQSPI5	U2RTS	—	0	EVDD	P10	T12	T12				
QSPI_CS1	PQSPI4	PWM7	USBOTG_ PU_EN	0	EVDD	L11	T13	T13				
QSPI_CS0	PQSPI3	PWM5	—	0	EVDD	—	P11	P11				
QSPI_CLK	PQSPI2	I2C_SCL <sup>2</sup>	—	0	EVDD	N10	R12	R12				
QSPI_DIN	PQSPI1	U2CTS	—	I	EVDD	L10	N12	N12				
QSPI_DOUT	PQSPI0	I2C_SDA	—	0	EVDD	M10	P12	P12				
			UARTs									
U1CTS	PUARTL7	SSI_BCLK	—	Ι	EVDD	C9	D11	D11				
U1RTS	PUARTL6	SSI_FS	—	0	EVDD	D9	E10	E10				
U1TXD	PUARTL5	SSI_TXD <sup>2</sup>	—	0	EVDD	A9	E11	E11				
U1RXD	PUARTL4	SSI_RXD <sup>2</sup>	—	I	EVDD	A10	E12	E12				
UOCTS	PUARTL3	—	—	I	EVDD	P13	R15	R15				
UORTS	PUARTL2		—	0	EVDD	N12	T15	T15				
U0TXD	PUARTL1		—	0	EVDD	P12	T14	T14				
U0RXD	PUARTL0		—	I	EVDD	P11	R14	R14				
Note: The UART2 s	signals are multi	plexed on the QS	PI, SSI, DMA	Timers	s, and 120	C pins.						
			DMA Time	ſS								
DT3IN	PTIMER3	DT3OUT	U2RXD	I	EVDD	C1	F1	F1				
DT2IN	PTIMER2	DT2OUT	U2TXD	I	EVDD	B1	E1	E1				
DT1IN	PTIMER1	DT1OUT	DACK1	I	EVDD	A1	E2	E2				
DT0IN	PTIMER0	DT0OUT	DREQ0 <sup>2</sup>	I	EVDD	C2	E3	E3				
			BDM/JTAG	6								
JTAG_EN <sup>7</sup>	_	_	—	Ι	EVDD	L12	M13	M13				
DSCLK	—	TRST <sup>2</sup>	—	I	EVDD	N14	P15	P15				
PSTCLK	—	TCLK <sup>2</sup>	—	0	EVDD	L7	Т9	Т9				
BKPT	—	TMS <sup>2</sup>	—	I	EVDD	M12	R16	R16				
DSI	—	TDI <sup>2</sup>	—	I	EVDD	K12	N14	N14				
DSO	—	TDO	—	0	EVDD	N9	N11	N11				
DDATA[3:0]			—	0	EVDD	N7, P7, L8, M8	N9, P9, N10, P10	N9, P9, N10, P10				

Table 3. MCF5327/8/9	3 Signal	Information	and	Muxing	(continued)
----------------------	----------	-------------	-----	--------	-------------

![](_page_5_Picture_0.jpeg)

#### Pin Assignments and Reset States

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. <sup>1</sup>	Voltage Domain	MCF5327 196 MAPBGA	MCF5328 256 MAPBGA	MCF53281 MCF5329 256 MAPBGA
PST[3:0]		—	—	0	EVDD	N8, P8, L9, M9	R10, T10, R11, T11	R10, T10, R11, T11
			Test					
TEST <sup>7</sup>			—	Ι	EVDD	E10	A16	A16
PLL_TEST <sup>8</sup>	—	—	—	I	EVDD	—	N13	N13
			Power Supp	lies				
EVDD	_	_	_			E6, E7, F5–F7, H9, J8, J9, K8, K9, K11	E8, F5–F8, G5, G6, H5, H6, J11, K11, K12, L9–L11, M9, M10	E8, F5–F8, G5, G6, H5, H6, J11, K11, K12, L9–L11, M9, M10
IVDD	—		_		—	E5, K5, K10, J10	E5, G12, M5, M11, M12	E5, G12, M5, M11, M12
PLL_VDD	—	—	—			H10	J12	J12
SD_VDD	_	_	_	_	—	E8, E9, F8–F10, J5–J7, K7	E9, F9–F11, G11, H11, J5, J6, K5, K6, L5–L8, M6, M7	E9, F9–F11, G11, H11, J5, J6, K5, K6, L5–L8, M6, M7
USB_VDD	—	—	—	_	_	G10	L14	L14
VSS	_	_	_		_	G6–G9, H6–H8, P9	G7–G10, H7–H10, J7–10, K7–K10, L12, L13	G7–G10, H7–H10, J7–10, K7–K10, L12, L13
PLL_VSS	—	—	—	—	—	H11	K13	K13
USB_VSS	—	—	—	—	—	H12	M14	M14

#### Table 3. MCF5327/8/9 Signal Information and Muxing (continued)

<sup>1</sup> Refers to pin's primary function.

<sup>2</sup> Pull-up enabled internally on this signal for this mode.

<sup>3</sup> The SDRAM functions of these signals are not programmable by the user. They are dynamically switched by the processor when accessing SDRAM memory space and are included here for completeness.

<sup>4</sup> Primary functionality selected by asserting the DRAMSEL signal (SDR mode). Alternate functionality selected by negating the DRAMSEL signal (DDR mode). The GPIO module is not responsible for assigning these pins.

<sup>5</sup> GPIO functionality is determined by the edge port module. The GPIO module is only responsible for assigning the alternate functions.

<sup>6</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

<sup>7</sup> Pull-down enabled internally on this signal for this mode.

<sup>8</sup> Must be left floating for proper operation of the PLL.

![](_page_6_Picture_0.jpeg)

## 4.3 Pinout—196 MAPBGA

The pinout for the MCF5327CVM240 package is shown below.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
A	DT1IN	LCD_ D4	LCD_ D5	LCD_ D9	LCD_ D13	LCD_ D17	LCD_FLM/ VSYNC	LCD_LP/ HSYNC	U1TXD	U1RXD	FB_CS3	A20	A16	A15	A
В	D2TIN	LCD_ D0	LCD_ D6	LCD_ D8	LCD_ D12	LCD_ D16	LCD_CON TRAST	LCD_ LSCLK	LCD_ SPL_SPR	FB_CS0	A23	A21	A17	A14	В
С	DT3IN	DT0IN	LCD_ D2	LCD_ D7	LCD_ D11	LCD_ D15	LCD_ CLS	LCD_ PS	U1CTS	FB_CS1	A22	A18	A13	A12	С
D	SD_WE	TS	LCD_ D1	LCD_ D3	LCD_ D10	LCD_ D14	LCD_ ACD/OE	LCD_ REV	U1RTS	FB_CS2	A19	A11	A10	A9	D
Е	SD_CKE	SD_CS0	I2C_SCL	I2C_SDA	IVDD	EVDD	EVDD	SD_VDD	SD_VDD	TEST	A8	A7	A6	A5	E
F	D12	D13	D14	D15	EVDD	EVDD	EVDD	SD_VDD	SD_VDD	SD_VDD	A4	A3	A2	A1	F
G	BE/ BWE1	D8	D9	D10	D11	VSS	VSS	VSS	VSS	USB OTG_VDD	DRAM SEL	USB OTG_M	TA	A0	G
н	D29	D30	D31	BE/ BWE3	SD_ DQS3	VSS	VSS	VSS	EVDD	PLL_ VDD	PLL_ VSS	USBHOST _VSS	USB OTG_P	PWM3	н
J	D25	D26	D27	D28	SD_VDD	SD_VDD	SD_VDD	EVDD	EVDD	IVDD	RESET	USB HOST_P	IRQ7	PWM1	J
к	D24	SD_CLK	SD_CLK	SD_DR_ DQS	IVDD	SD_ DQS2	SD_VDD	EVDD	EVDD	IVDD	EVDD	TDI/DSI	USB HOST_M	XTAL	к
L	FB_CLK	SD_A10	SD_CAS	D23	D7	D1	TCLK/ PSTCLK	DDATA1	PST1	QSPI_ DIN	QSPI_ CS1	JTAG_ EN	IRQ4	EXTAL	L
М	SD_RAS	D22	D21	BE/ BWE0	D4	D0	RCON	DDATA0	PST0	QSPI_ DOUT	EXTAL 32K	TMS/ BKPT	IRQ2	IRQ3	М
Ν	D20	D19	D16	D6	D3	R/W	DDATA3	PST3	TDO/ DSO	QSPI_ CLK	XTAL 32K	UORTS	IRQ1	TRST/ DSCLK	N
Ρ	D18	D17	BE/ BWE2	D5	D2	ŌĒ	DDATA2	PST2	VSS	QSPI_ CS2	UORXD	U0TXD	UOCTS	RSTOUT	Ρ
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

Figure 5. MCF5327CVM240 Pinout Top View (196 MAPBGA)

# 5 Electrical Characteristics

This document contains electrical specification tables and reference timing diagrams for the MCF5329 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5329.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. However, for production silicon, these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

![](_page_7_Picture_1.jpeg)

### 5.2 Thermal Characteristics

Characteristic		Symbol	256MBGA	196MBGA	Unit
Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JMA}$	37 <sup>1,2</sup>	42 <sup>1,2</sup>	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	$\theta_{JMA}$	34 <sup>1,2</sup>	38 <sup>1,2</sup>	°C/W
Junction to board	—	$\theta_{JB}$	27 <sup>3</sup>	32 <sup>3</sup>	°C/W
Junction to case	—	$\theta^{JC}$	16 <sup>4</sup>	19 <sup>4</sup>	°C/W
Junction to top of package	—	Ψ <sub>jt</sub>	4 <sup>1,5</sup>	5 <sup>1,5</sup>	°C/W
Maximum operating junction temperature	—	Тj	105	105	°C

#### **Table 5. Thermal Characteristics**

 $\theta_{JMA}$  and  $\Psi_{jt}$  parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of  $\theta_{JmA}$  and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the  $\Psi_{jt}$  parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

- <sup>2</sup> Per JEDEC JESD51-6 with the board horizontal.
- <sup>3</sup> Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>4</sup> Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <sup>5</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature (T<sub>J</sub>) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JMA})$$
 Eqn. 1

Where:

T <sub>A</sub>	= Ambient Temperature, °C
$Q_{\text{JMA}}$	= Package Thermal Resistance, Junction-to-Ambient, $^{\circ}C/W$
$P_D$	$= P_{INT} + P_{I/O}$
$P_{INT}$	= $I_{DD}$ × $IV_{DD}$ , Watts - Chip Internal Power
P <sub>I/O</sub>	= Power Dissipation on Input and Output Pins - User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A \times 273^{\circ}C) + Q_{JMA} \times P_D^2$$
 Eqn. 3

![](_page_8_Picture_0.jpeg)

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 5.3 ESD Protection

Characteristics	Symbol	Symbol Value	
ESD Target for Human Body Model	HBM	2000	V

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 5.4 DC Electrical Specifications

Characteristic	Symbol	Min	Мах	Unit
Core Supply Voltage	IV <sub>DD</sub>	1.4	1.6	V
PLL Supply Voltage	PLLV <sub>DD</sub>	1.4	1.6	V
CMOS Pad Supply Voltage	EV <sub>DD</sub>	3.0	3.6	V
SDRAM and FlexBus Supply Voltage       SDV <sub>DD</sub> Mobile DDR/Bus Pad Supply Voltage (nominal 1.8V)       DDR/Bus Pad Supply Voltage (nominal 2.5V)         SDR/Bus Pad Supply Voltage (nominal 3.3V)       SDV		1.70 2.25 3.0	1.95 2.75 3.6	V
USB Supply Voltage	USBV <sub>DD</sub>	3.0	3.6	V
CMOS Input High Voltage	EVIH	2	EV <sub>DD</sub> + 0.3	V
CMOS Input Low Voltage	EVIL	V <sub>SS</sub> – 0.3	0.8	V
CMOS Output High Voltage I <sub>OH</sub> = -5.0 mA	EV <sub>OH</sub>	EV <sub>DD -</sub> 0.4	_	V
CMOS Output Low Voltage I <sub>OL</sub> = 5.0 mA	EV <sub>OL</sub>	_	0.4	V
SDRAM and FlexBus Input High Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>IH</sub>	1.35 1.7 2	$\begin{array}{l} \text{SDV}_{\text{DD}} + 0.3 \\ \text{SDV}_{\text{DD}} + 0.3 \\ \text{SDV}_{\text{DD}} + 0.3 \end{array}$	V
SDRAM and FlexBus Input Low Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V)	SDV <sub>IL</sub>	V <sub>SS</sub> – 0.3 V <sub>SS</sub> – 0.3 V <sub>SS</sub> – 0.3	0.45 0.8 0.8	V

#### **Table 7. DC Electrical Specifications**

![](_page_9_Picture_0.jpeg)

Characteristic	Symbol	Min	Max	Unit
SDRAM and FlexBus Output High Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V) I <sub>OH</sub> = -5.0 mA for all modes	SDV <sub>OH</sub>	SDV <sub>DD</sub> - 0.35 2.1 2.4	_ _ _	V
SDRAM and FlexBus Output Low Voltage Mobile DDR/Bus Input High Voltage (nominal 1.8V) DDR/Bus Pad Supply Voltage (nominal 2.5V) SDR/Bus Pad Supply Voltage (nominal 3.3V) I <sub>OL</sub> = 5.0 mA for all modes	SDV <sub>OL</sub>		0.3 0.3 0.5	V
Input Leakage Current $V_{in} = V_{DD}$ or $V_{SS}$ , Input-only pins	l <sub>in</sub>	-1.0	1.0	μA
Weak Internal Pull-Up Device Current, tested at V <sub>IL</sub> Max. <sup>1</sup>	I <sub>APU</sub>	-10	-130	μΑ
Input Capacitance <sup>2</sup> All input-only pins All input/output (three-state) pins	C <sub>in</sub>		7 7	pF

### Table 7. DC Electrical Specifications (continued)

1

Refer to the signals section for pins having weak internal pull-up devices. This parameter is characterized before qualification rather than 100% tested. 2

#### **Oscillator and PLL Electrical Characteristics** 5.5

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
1	PLL Reference Frequency Range Crystal reference External reference	f <sub>ref_crystal</sub> f <sub>ref_ext</sub>	12 12	25 <sup>1</sup> 40 <sup>1</sup>	MHz MHz
2	Core frequency CLKOUT Frequency <sup>2</sup>	f <sub>sys</sub> f <sub>sys/3</sub>	488 x 10 <sup>-6</sup> 163 x 10 <sup>-6</sup>	240 80	MHz MHz
3	Crystal Start-up Time <sup>3, 4</sup>	t <sub>cst</sub>	—	10	ms
4	EXTAL Input High Voltage Crystal Mode <sup>5</sup> All other modes (External, Limp)	V <sub>IHEXT</sub> V <sub>IHEXT</sub>	V <sub>XTAL</sub> + 0.4 E <sub>VDD</sub> /2 + 0.4		V V
5	EXTAL Input Low Voltage Crystal Mode <sup>5</sup> All other modes (External, Limp)	V <sub>ILEXT</sub> V <sub>ILEXT</sub>		V <sub>XTAL</sub> – 0.4 E <sub>VDD</sub> /2 – 0.4	V V
7	PLL Lock Time <sup>3, 6</sup>	t <sub>lpll</sub>	_	50000	CLKIN
8	Duty Cycle of reference <sup>3</sup>	t <sub>dc</sub>	40	60	%
9	XTAL Current	I <sub>XTAL</sub>	1	3	mA
10	Total on-chip stray capacitance on XTAL	C <sub>S_XTAL</sub>		1.5	pF
11	Total on-chip stray capacitance on EXTAL	C <sub>S_EXTAL</sub>		1.5	pF

#### **Table 8. PLL Electrical Characteristics**

Num	Characteristic	Symbol	Min. Value	Max. Value	Unit
12	Crystal capacitive load	CL		See crystal spec	
13	Discrete load capacitance for XTAL	C <sub>L_XTAL</sub>		2*C <sub>L</sub> – C <sub>S_XTAL</sub> – C <sub>PCB_XTAL</sub> <sup>7</sup>	pF
14	Discrete load capacitance for EXTAL	C <sub>L_EXTAL</sub>		2*C <sub>L</sub> C <sub>S_EXTAL</sub> - C <sub>PCB_EXTAL</sub> <sup>7</sup>	pF
17	CLKOUT Period Jitter, <sup>3, 4, 7, 8, 9</sup> Measured at f <sub>SYS</sub> Max Peak-to-peak Jitter (Clock edge to clock edge) Long Term Jitter	C <sub>jitter</sub>		10 TBD	% f <sub>sys/3</sub> % f <sub>sys/3</sub>
18	Frequency Modulation Range Limit <sup>3, 10, 11</sup> (f <sub>sys</sub> Max must not be exceeded)	C <sub>mod</sub>	0.8	2.2	%f <sub>sys/3</sub>
19	VCO Frequency. f <sub>vco</sub> = (f <sub>ref *</sub> PFD)/4	f <sub>vco</sub>	350	540	MHz

### Table 8. PLL Electrical Characteristics (continued)

<sup>1</sup> The maximum allowable input clock frequency when booting with the PLL enabled is 24MHz. For higher input clock frequencies the processor must boot in LIMP mode to avoid violating the maximum allowable CPU frequency.

<sup>2</sup> All internal registers retain data at 0 Hz.

<sup>3</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.

<sup>5</sup> This parameter is guaranteed by design rather than 100% tested.

<sup>6</sup> This specification is the PLL lock time only and does not include oscillator start-up time.

 $^7$   $\,C_{PCB}\,_{EXTAL}$  and  $C_{PCB}_{XTAL}$  are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

<sup>8</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via PLL V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>SS</sub> and variation in crystal oscillator frequency increase the Cjitter percentage for a given interval.

<sup>9</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of Cjitter+Cmod.

<sup>10</sup> Modulation percentage applies over an interval of 10  $\mu$ s, or equivalently the modulation rate is 100 KHz.

<sup>11</sup> Modulation range determined by hardware design.

### 5.6 External Interface Timing Characteristics

Table 9 lists processor bus input timings.

### NOTE

All processor bus timings are synchronous; that is, input setup/hold and output delay with respect to the rising edge of a reference clock. The reference clock is the FB\_CLK output.

All other timing relationships can be derived from these values. Timings listed in Table 9 are shown in Figure 7 and Figure 8.

![](_page_11_Picture_0.jpeg)

![](_page_11_Figure_1.jpeg)

![](_page_11_Figure_2.jpeg)

Figure 8. FlexBus Write Timing

## 5.7 SDRAM Bus

The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time.

### 5.7.1 SDR SDRAM AC Timing Characteristics

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the memory bus clock, when operating in SDR mode on write cycles and relative to SD\_DQS on read cycles. The device's SDRAM controller is a DDR controller that has an SDR mode. Because it is designed to support DDR, a DQS pulse must remain supplied to the device for each data beat of an SDR read. The processor accomplishes this by asserting a signal named SD\_SDR\_DQS during read cycles. Care must be taken during board design to adhere to the following guidelines and specs with regard to the SD\_SDR\_DQS signal and its usage.

Symbol	Characteristic	Symbol	Min	Мах	Unit
•	Frequency of Operation <sup>1</sup>	•	60	80	MHz
SD1	Clock Period <sup>2</sup>	t <sub>SDCK</sub>	12.5	16.67	ns
SD3	Pulse Width High <sup>3</sup>	t <sub>SDCKH</sub>	0.45	0.55	SD_CLK
SD4	Pulse Width Low <sup>4</sup>	t <sub>SDCKH</sub>	0.45	0.55	SD_CLK
SD5	Address, SD_CKE, <u>SD_CAS</u> , <u>SD_RAS</u> , <u>SD_WE</u> , SD_BA, SD_CS[1:0] - Output Valid	t <sub>SDCHACV</sub>	_	0.5 × SD_CLK + 1.0	ns
SD6	Address, SD_CKE, <u>SD_CAS</u> , <u>SD_RAS</u> , <u>SD_WE</u> , SD_BA, SD_CS[1:0] - Output Hold	t <sub>SDCHACI</sub>	2.0	—	ns
SD7	SD_SDR_DQS Output Valid <sup>5</sup>	t <sub>DQSOV</sub>	_	Self timed	ns
SD8	SD_DQS[3:0] input setup relative to SD_CLK <sup>6</sup>	t <sub>DQVSDCH</sub>	0.25 × SD_CLK	$0.40 \times SD\_CLK$	ns

#### **Table 10. SDR Timing Specifications**

![](_page_12_Picture_0.jpeg)

1

Symbol	Characteristic	Symbol	Min	Max	Unit
SD9	SD_DQS[3:2] input hold relative to SD_CLK <sup>7</sup>	t <sub>DQISDCH</sub>	Does not ap	ply. 0.5×SD_CLK	fixed width.
SD10	Data (D[31:0]) Input Setup relative to SD_CLK (reference only) <sup>8</sup>	t <sub>DVSDCH</sub>	0.25 × SD_CLK	_	ns
SD11	Data Input Hold relative to SD_CLK (reference only)	t <sub>DISDCH</sub>	1.0	—	ns
SD12	Data (D[31:0]) and Data Mask(SD_DQM[3:0]) Output Valid	t <sub>SDCHDMV</sub>	_	$\begin{array}{c} 0.75 \times \text{SD\_CLK} \\ + \ 0.5 \end{array}$	ns
SD13	Data (D[31:0]) and Data Mask (SD_DQM[3:0]) Output Hold	t <sub>SDCHDMI</sub>	1.5	—	ns

#### Table 10. SDR Timing Specifications (continued)

The FlexBus and SDRAM clock operates at the same frequency of the internal bus clock. See the PLL chapter of the *MCF5329 Reference Manual* for more information on setting the SDRAM clock rate.

- <sup>2</sup> SD\_CLK is one SDRAM clock in (ns).
- <sup>3</sup> Pulse width high plus pulse width low cannot exceed min and max clock period.
- <sup>4</sup> Pulse width high plus pulse width low cannot exceed min and max clock period.
- <sup>5</sup> SD\_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from this guideline is expected. SD\_DQS only pulses during a read cycle and one pulse occurs for each data beat.
- <sup>6</sup> SDR\_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle variation from this guideline is expected. SDR\_DQS only pulses during a read cycle and one pulse occurs for each data beat.
- <sup>7</sup> The SDR\_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does not affect the memory controller.
- <sup>8</sup> Because a read cycle in SDR mode uses the DQS circuit within the device, it is most critical that the data valid window be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup spec is provided as guidance.

![](_page_12_Figure_12.jpeg)

Figure 9. SDR Write Timing

![](_page_13_Picture_0.jpeg)

![](_page_13_Figure_2.jpeg)

Figure 11. DDR Write Timing

![](_page_14_Picture_0.jpeg)

![](_page_14_Figure_2.jpeg)

![](_page_14_Figure_3.jpeg)

## 5.8 General Purpose I/O Timing

Table 12. GPIO Timing<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
G1	FB_CLK High to GPIO Output Valid	t <sub>CHPOV</sub>	_	10	ns
G2	FB_CLK High to GPIO Output Invalid	t <sub>CHPOI</sub>	1.5		ns
G3	GPIO Input Valid to FB_CLK High	t <sub>PVCH</sub>	9	_	ns
G4	FB_CLK High to GPIO Input Invalid	t <sub>CHPI</sub>	1.5		ns

<sup>1</sup> GPIO pins include: IRQ*n*, PWM, UART, FlexCAN, and Timer pins.

![](_page_15_Picture_0.jpeg)

Num	Characteristic	Min	Max	Units
15	I2C_SCL/I2C_SDA fall time (V <sub>IH</sub> = 2.4 V to V <sub>IL</sub> = 0.5 V)		1	ms
16	Clock high time	4	—	t <sub>cyc</sub>
17	Data setup time	0	—	ns
18	Start condition setup time (for repeated start condition only)	2	—	t <sub>cyc</sub>
19	Stop condition setup time	2	—	t <sub>cyc</sub>

 Table 21. I<sup>2</sup>C Input Timing Specifications between SCL and SDA (continued)

Table 22 lists specifications for the  $I^2C$  output timing parameters shown in Figure 22.

### Table 22. I<sup>2</sup>C Output Timing Specifications between SCL and SDA

Num	Characteristic	Min	Max	Units
11 <sup>1</sup>	Start condition hold time	6	_	t <sub>cyc</sub>
l2 <sup>1</sup>	Clock low period	10	_	t <sub>cyc</sub>
13 <sup>2</sup>	I2C_SCL/I2C_SDA rise time (V <sub>IL</sub> = 0.5 V to V <sub>IH</sub> = 2.4 V)	—	_	μs
14 <sup>1</sup>	Data hold time	7		t <sub>cyc</sub>
15 <sup>3</sup>	I2C_SCL/I2C_SDA fall time (V <sub>IH</sub> = 2.4 V to V <sub>IL</sub> = 0.5 V)	_	3	ns
l6 <sup>1</sup>	Clock high time	10	_	t <sub>cyc</sub>
17 <sup>1</sup>	Data setup time	2		t <sub>cyc</sub>
18 <sup>1</sup>	Start condition setup time (for repeated start condition only)	20		t <sub>cyc</sub>
19 <sup>1</sup>	Stop condition setup time	10	_	t <sub>cyc</sub>

Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 22. The  $I^2C$  interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 22 are minimum values.

<sup>2</sup> Because I2C\_SCL and I2C\_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C\_SCL or I2C\_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

<sup>3</sup> Specified at a nominal 50-pF load.

1

Figure 22 shows timing for the values in Table 22 and Table 21.

![](_page_15_Figure_11.jpeg)

Figure 22. I<sup>2</sup>C Input/Output Timings

![](_page_15_Figure_13.jpeg)

![](_page_16_Picture_0.jpeg)

### 5.15 Fast Ethernet AC Timing Specifications

MII signals use TTL signal levels compatible with devices operating at 5.0 V or 3.3 V.

### 5.15.1 MII Receive Signal Timing

The receiver functions correctly up to a FEC\_RXCLK maximum frequency of 25 MHz +1%. The processor clock frequency must exceed twice the FEC\_RXCLK frequency.

Table 23 lists MII receive channel timings.

Table 23. MII Receive Signal Timing

Num	Characteristic	Min	Max	Unit
M1	FEC_RXD[3:0], FEC_RXDV, FEC_RXER to FEC_RXCLK setup	5	—	ns
M2	FEC_RXCLK to FEC_RXD[3:0], FEC_RXDV, FEC_RXER hold	5	—	ns
M3	FEC_RXCLK pulse width high	35%	65%	FEC_RXCLK period
M4	FEC_RXCLK pulse width low	35%	65%	FEC_RXCLK period

Figure 23 shows MII receive signal timings listed in Table 23.

![](_page_16_Figure_10.jpeg)

Figure 23. MII Receive Signal Timing Diagram

### 5.15.2 MII Transmit Signal Timing

Table 24 lists MII transmit channel timings.

The transmitter functions correctly up to a FEC\_TXCLK maximum frequency of 25 MHz +1%. The processor clock frequency must exceed twice the FEC\_TXCLK frequency.

Table 24. MII Transmit Signal Timing

Num	Characteristic	Min	Мах	Unit
M5	FEC_TXCLK to FEC_TXD[3:0], FEC_TXEN, FEC_TXER invalid	5	—	ns
M6	FEC_TXCLK to FEC_TXD[3:0], FEC_TXEN, FEC_TXER valid	_	25	ns
M7	FEC_TXCLK pulse width high	35%	65%	FEC_TXCLK period
M8	FEC_TXCLK pulse width low	35%	65%	FEC_TXCLK period

Figure 24 shows MII transmit signal timings listed in Table 24.

![](_page_17_Picture_0.jpeg)

![](_page_17_Figure_2.jpeg)

Figure 26. MII Serial Management Channel Timing Diagram

## 5.16 32-Bit Timer Module Timing Specifications

Table 27 lists timer module AC timings.

#### Table 27. Timer Module AC Timing Specifications

Name	Characteristic	Min	Мах	Unit
T1	DT0IN / DT1IN / DT2IN / DT3IN cycle time	3	_	t <sub>CYC</sub>
T2	DT0IN / DT1IN / DT2IN / DT3IN pulse width	1	_	t <sub>CYC</sub>

## 5.17 **QSPI Electrical Specifications**

Table 28 lists QSPI timings.

### Table 28. QSPI Modules AC Timing Specifications

Name	Characteristic	Min	Мах	Unit
QS1	QSPI_CS[3:0] to QSPI_CLK	1	510	t <sub>CYC</sub>
QS2	QSPI_CLK high to QSPI_DOUT valid.	_	10	ns
QS3	QSPI_CLK high to QSPI_DOUT invalid. (Output hold)	2	—	ns
QS4	QSPI_DIN to QSPI_CLK (Input setup)	9	—	ns
QS5	QSPI_DIN to QSPI_CLK (Input hold)	9	—	ns

![](_page_18_Picture_0.jpeg)

Current Consumption

## 5.19 Debug AC Timing Specifications

Table 30 lists specifications for the debug AC timing parameters shown in Figure 32.

Table 30	. Debug	AC	Timing	Specification
----------	---------	----	--------	---------------

Num	Characteristic	Min	Max	Units
D0	PSTCLK cycle time	2	2	$t_{SYS} = 1/f_{SYS}$
D1	PSTCLK rising to PSTDDATA valid	—	3.0	ns
D2	PSTCLK rising to PSTDDATA invalid	1.5	_	ns
D3	DSI-to-DSCLK setup	1	_	PSTCLK
D4 <sup>1</sup>	DSCLK-to-DSO hold	4	_	PSTCLK
D5	DSCLK cycle time	5	_	PSTCLK
D6	BKPT assertion time	1	_	PSTCLK

<sup>1</sup> DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of PSTCLK.

![](_page_18_Figure_7.jpeg)

Figure 32. Real-Time Trace AC Timing

![](_page_18_Figure_9.jpeg)

Figure 33. BDM Serial Port AC Timing

# 6 Current Consumption

All current consumption data is lab data measured on a single device using an evaluation board. Table 31 shows the typical power consumption in low-power modes. These current measurements are taken after executing a STOP instruction.

![](_page_19_Picture_1.jpeg)

# 8 Revision History

Rev. No.	Substantive Changes	Date of Release
0	Initial release.	11/2005
0.1	<ul> <li>Added not to Section 7, "Package Information."</li> <li>Added top view and bottom view where appropriate in mechanical drawings and pinout figures.</li> <li>Figure 6: Corrected "FB_CLK (75MHz)" label to "FB_CLK (80MHz)"</li> </ul>	3/2006
1	<ul> <li>Corrected MCF5327 196MAPBGA ball map locations in Table 5 for the following signals: RCON, D1, D0, OE, R/W, SD_DQS2, PSTCLK, DDATA[3:0], PST[3:0], EVDD, IVDD, and SD_VDD. Figure 5 was correct.</li> <li>Updated thermal characteristic values in Table 5.</li> <li>Updated DC electricals values in Table 7.</li> <li>Updated Section 3.3, "Supply Voltage Sequencing and Separation Cautions" and subsections.</li> <li>Updated and added Oscillator/PLL characteristics in Table 8.</li> <li>Table 9: Swapped min/max for FB1; Removed FB8 &amp; FB9.</li> <li>Updated SDRAM write timing diagram, Figure 9.</li> <li>Table 11: Added values for frequency of operation and DD1.</li> <li>Reworded first paragraph in Section 5.12, "ULPI Timing Specification."</li> <li>Updated Figure 19.</li> <li>Replaced figure &amp; table Section 5.13, "SSI Timing Specifications," with slave &amp; master mode versions.</li> <li>Removed second sentence from Section 5.15.2, "MII Transmit Signal Timing," regarding no minimum frequency requirement for TXCLK.</li> <li>Removed third and fourth paragraphs from Section 5.15.2, "MII Transmit Signal Timing," as this feature is not supported on this device.</li> <li>Updated figure &amp; table Section 5.19, "Debug AC Timing Specifications."</li> <li>Renamed &amp; moved previous version's Section 5.5 "Power Consumption" to Section 6, "Current Consumption." Added additional real-world data to this section as well.</li> </ul>	7/2007
2	<ul> <li>Added MCF53281 device information throughout: features list, family configuration table, ordering information table, signals description table, and relevant package diagram titles</li> <li>Remove Footnote 1 from Table 11.</li> <li>Changed document type from Advance Information to Technical Data.</li> </ul>	8/2007
3	<ul> <li>Corrected MCF53281 in features list table. This device contains CAN, but does not feature the cryptography accelerators.</li> <li>In pin-multiplexing table, moved MCF53281 label from the MCF5328 column to the MCF5329 column, because this device contains CAN output signals.</li> </ul>	10/2007

![](_page_20_Picture_0.jpeg)

**Revision History** 

Rev. No.	Substantive Changes	Date of Release
4	<ul> <li>Corrected pinouts in Signal Information and Pin-Muxing table for 196 MAPBGA device: Changed D[15:1] entry from "F4–F1, G4–G2" to "F4–F1, G5–G2" Changed DSO/TDO entry from "P9" to "N9"</li> <li>Corrected D0 spec in Table 30 from 1.5 x t<sub>sys</sub> to 2 x t<sub>sys</sub> for min and max balues.</li> <li>Updated FlexBus read and write timing diagrams in Figure 7 and Figure 8.</li> <li>Removed footnote 2 from the IRQ[7:1] alternate functions USBHOST VBUS_EN, USBHOST VBUS_OC, SSI_MCLK, USB_CLKIN, and SSI_CLKIN signals in Signal Information and Pin-Muxing table.</li> <li>Updated pinouts for 196 MAPBGA device, MCF5327CVM240 in both Figure 5 and Table 2. The following locations are affected: G10–12, H12–14, J11–14, K12–13, L12–13, M12–14, N13. The following signals are affected: USBOTG_VDD, USBHOST_VSS, USBOTG_M, USBOTG_P, USBHOST_M, USBHOST_P, DRAMSEL, PWM3, PWM1, IRQ[7,4,3,2,1], RESET, TDI/DSI, JTAG_EN, TMS/BKPT.</li> </ul>	4/2008
5	Changed the following specs in Table 10 and Table 11: • Minimum frequency of operation from TBD to 60MHz • Maximum clock period from TBD to 16.67 ns	11/2008

Table 33. MCF5329DS Document Revision History (continued)