
Sanyo - <u>LC87F2J32AU-ED-E Datasheet</u>





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	39
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 14x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-SQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/sanyo-denki-sanups-products/lc87f2j32au-ed-e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Package Dimensions

unit : mm (typ) 3163B



■Minimum Bus Cycle

- 83.3ns (12MHz) V_{DD}=2.7 to 5.5V
- 100ns (10MHz) V_{DD}=2.2 to 5.5V
- 250ns (4MHz) V_{DD}=1.8 to 5.5V Note: The bus cycle time here refers to the ROM read speed.

Minimum Instruction Cycle Time

- 250ns (12MHz) V_{DD}=2.7 to 5.5V
- 300ns (10MHz) V_{DD}=2.2 to 5.5V
- 750ns (4MHz) V_{DD}=1.8 to 5.5V

Ports

• Normal withstand voltage I/O ports Ports I/O direction can be designated in 1-bit units

- Dedicated oscillator ports/input ports
- Reset pin
- Power pins

■Timers

- Timer 0: 16-bit timer/counter with a capture register.
 - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with an 8-bit capture register)
 - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
 - Mode 3: 16-bit counter (with a 16-bit capture register)
- Timer 1: 16-bit timer/counter that supports PWM/toggle outputs
 - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)
 - + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - Mode 1: 8-bit PWM with an 8-bit prescaler \times 2 channels
 - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - (toggle outputs also possible from the lower-order 8 bits) Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)
 - (The lower-order 8 bits can be used as PWM.)

39 (P0n, P1n, P2n, P30 to P36, P70 to P73, PWM0,
PWM1, XT2, CF2)
2 (CF1, XT1)
$1 (\overline{\text{RES}})$
6 (V _{SS} 1 to 3, V _{DD} 1 to 3)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts are programmable in 5 different time schemes
- ■High-speed Clock Counter
 - 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz)
 - 2) Can generate output real-time

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle=4/3 tCYC)
 - Automatic continuous data transmission (1 to 256 bits, specifiable in 1-bit units, suspension and resumption of data transmission possible in 1-byte units)
- SIO1: 8-bit asynchronous/synchronous serial interface
- Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
- Mode 1: Asynchronous serial I/O (half-duplex, 8-data bits, 1-stop bit, 8 to 2048 tCYC baudrates)
- Mode 2: Bus mode 1 (start bit, 8-data bits, 2 to 512 tCYC transfer clocks)
- Mode 3: Bus mode 2 (start detect, 8-data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator
- ■AD Converter: 12 bits/8 bits × 14 channels
 - 12/8 bits AD converter resolution selectable
- ■PWM: Multifrequency 12-bit PWM × 2 channels
- Remote Control Receiver Circuit (sharing pins with P73, INT3, and T0IN)
 - 1) Noise rejection function
 - (Units of noise rejection filter : about 120µs, when selecting a 32.768kHz crystal oscillator as a clock.)
 - 2) Supporting reception formats with a guide-pulse of halt-clock/clock/none.
 - 3) Determines a end of reception by detecting a no-signal periods (No carrier). (Supports same reception format with a different bit length.)
 - 4) X'tal HOLD mode release function

Clock Output Function

- Can generate clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Can generate the source clock for the subclock.

■Watchdog timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Interrupts

- 24 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INTO
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/REMOREC2
4	0001BH	H or L	INT3/INT5/ BT0/BT1
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM0, PWM1

[•] Priority levels X > H > L

- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
 - 1) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the table above).
- Subroutine Stack Levels: 512 levels (the stack is allocated in RAM)
- ■High-speed Multiplication/Division Instructions
 - 16 bits \times 8 bits (5 tCYC execution time)
 - 24 bits \times 16 bits (12 tCYC execution time)
 - 16 bits ÷ 8 bits (8 tCYC execution time)
 - 24 bits ÷ 16 bits (12 tCYC execution time)
- ■Oscillation Circuits
 - Internal oscillation circuits
 - 1) Low-speed RC oscillation circuit : For system clock(100kHz)
 - 2) Medium-speed RC oscillation circuit : For system clock(1MHz)
 - 3) Frequency variable RC oscillation circuit: For system clock(8MHz)
 - (1) Adjustable in 0.5% (typ) step from a selected center frequency.
 - (2) Measures oscillation clock using a input signal from XT1 as a reference.
 - External oscillation circuits
- For low-speed system clock, with internal Rf
- Low speed crystal oscillation circuit:
 Hi-speed CF oscillation circuit:
- For system clock, with internal Rf
- (1) Both the CF and crystal oscillator circuits stop operation on a system reset.
- System Clock Divider Function
 - Can run on low current.
 - The minimum instruction cycle selectable from 300ns, 600ns, 1.2µs, 2.4µs, 4.8µs, 9.6µs, 19.2µs, 38.4µs, and 76.8µs (at a main clock rate of 10MHz).

■Internal Reset Function

- Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.
 - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
 - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - 2) The use/disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation. 1) Oscillation is not halted automatically.
 - 2) There are three ways of resetting the HALT mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer or low-voltage detection
 - (3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are four ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) System resetting by watchdog timer or low-voltage detection
 - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4, or INT5
 - \ast INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The CF and RC oscillators automatically stop operation.
 - 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - 3) There are six ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) System resetting by watchdog timer or low-voltage detection
 - (3) Having an interrupt source established at either INT0, INT1, INT2, INT4, or INT5 * INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0
 - (5) Having an interrupt source established in the base timer circuit
 - (6) Having an interrupt source established in the infrared remote controller receiver circuit
- ■On-chip Debugger
 - Supports software debugging with the IC mounted on the target board (LC87D2J32A). LC87F2J32A has an On-chip debugger but its function is limited.
- Data Security Function (flash versions only)
 - Protects the program data stored in flash memory from unauthorized read or copy. Note: This data security function does not necessarily provide absolute data security.

■Development Tools

• On-chip debugger: TCB87- TypeB + LC87D2J32A

■Programming Board

Package	Programming boards
SQFP48 (7×7)	W87F55256SQ
QIP48E (14×14)	W87F55256Q

■Flash ROM Programmer


Ма	ker	Model	Supported version	Device	
Flash Support Group, Inc. (FSG)	Single programmer	AF9708 AF9709/AF9709B/AF9709C (Including Ando Electric Co., Ltd. models)	Rev 03.07 or later	LC87F2J32A	
	0	AF9723/AF9723B(Main body) (Including Ando Electric Co., Ltd. models)	-		
	Gang programmer	AF9833(Unit) (Including Ando Electric Co., Ltd. models)	-	-	
Flash Support Group, Inc. (FSG)	In-circuit programmer	AF9101/AF9103(Main body) (FSG models)	(Note 2)	LC87F2J32A	
Our company (Note 1)		SIB87(Inter Face Driver) (Our company model)	(1006 2)	L0071 2332A	
Our company	Single/Gang programmer	SKK/SKK Type B (SANYO FWS)	Application Version 1.04 or later	LC87F2J32A	
	In-circuit/ Gang programmer	SKK-DBG Type B (SANYO FWS)	Chip Data Version 2.16 or later	2001.2002.1	

Note1: On-board-programmer from FSG (AF9101/AF9103) and serial interface driver from Our company (SIB87) together

can give a PC-less, standalone on-board-programming capabilities.

Note2: It needs a special programming devices and applications depending on the use of programming environment. Please ask FSG or Our company for the information.


Pin Assignment



SQFP48 (7×7) "Lead- / Halogen-free Type" QIP48E (14×14) "Lead-free Type"

SQFP/QIP	NAME	SQFP/QIP	NAME	SQFP/QIP	NAME
1	P73/INT3/T0IN/RMIN	17	PWM1	33	P24/INT5/T1IN
2	RES	18	PWM0	34	P25/INT5/T1IN
3	XT1/AN10	19	V _{DD} 2	35	P26/INT5/T1IN
4	XT2/AN11	20	V _{SS} 2	36	P27/INT5/T1IN
5	V _{SS} 1	21	P00/AN0	37	P36
6	CF1/AN12	22	P01/AN1	38	P35
7	CF2/AN13	23	P02/AN2	39	V _{DD} 3
8	V _{DD} 1	24	P03/AN3	40	V _{SS} 3
9	P10/SO0	25	P04/AN4	41	P34
10	P11/SI0/SB0	26	P05/CKO/AN5	42	P33
11	P12/SCK0	27	P06/T6O/AN6	43	P32/DBGP2
12	P13/SO1	28	P07/T7O/AN7	44	P31/DBGP1
13	P14/SI1/SB1	29	P20/UTX/INT4/T1IN	45	P30/DBGP0
14	P15/SCK1	30	P21/URX/INT4/T1IN	46	P70/INT0/T0LCP/AN8
15	P16/T1PWML	31	P22/INT4/T1IN	47	P71/INT1/T0HCP/AN9
16	P17/T1PWMH/BUZ	32	P23/INT4/T1IN	48	P72/INT2/T0IN

System Block Diagram



Pin Description

Pin Name	I/O			D	escription			Option
V _{SS} 1 to V _{SS} 3	-	- power supp	ower supply pins					
V _{DD} 1 to V _{DD} 3	-	+ power sup	ply pin					No
Port 0	I/O	• 8-bit I/O po	rt					Yes
P00 to P07	-	 I/O specifia 	ble in 1-bit units					
1 00 10 1 07		-	stors can be turn	ed on and off in ?	1-bit units.			
		HOLD rese	t input					
		Port 0 inter	rupt input					
		Pin function	าร					
		P05: Syste	m clock output					
		P06: Timer	6 toggle output					
		P07: Timer	7 toggle output					
		P00(AN0) t	o P07(AN7): AD	converter input				
Port 1	I/O	• 8-bit I/O po	rt					Yes
P10 to P17		-	ble in 1-bit units					
			stors can be turn	ed on and off in ?	1-bit units.			
		 Pin function 						
			data output					
			data input/bus I/C)				
		P12: SIO0						
			data output	10				
			data input / bus l	0				
		P15: SIO1						
			1PWML output 1PWMH output/I					
Port 2	I/O							Yes
	1/0	 8-bit I/O po I/O specific 	ble in 1-bit units					Tes
P20 to P27		-	istors can be turn	ed on and off in '	1-bit units			
		Pin function			i bit dritto.			
		P20: UART						
		P21: UART						
				D reset input/time	er 1 event input/tin	ner 0L capture ir	nput/	
			timer 0H captur	-				
		P24 to P27	•	•	er 1 event input/tin	ner 0L capture ir	nput/	
			timer 0H captur	e input				
		Interrupt ac	knowledge type					
			D :		Rising &			
			Rising	Falling	Falling	H level	L level	
		INT4	enable	enable	enable	disable	disable	
		INT5	enable	enable	enable	disable	disable	
Port 3	I/O	• 7-bit I/O po						Yes
P30 to P36		-	ble in 1-bit units					
			stors can be turn	ed on and off in '	1-bit units.			
		Shared pin						
		On-chip de	bugger pins: DB0	GP0 to DBGP2 (F	P30 to P32)			

Continued on next page.

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	Programmable (Note 1)
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P27	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P30 to P36	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
PWM0, PWM1	-	No	CMOS	No
XT1	-	No	Input for 32.768kHz crystal oscillator (Input only)	No
XT2	-	No	Output for 32.768kHz crystal oscillator (Nch-open drain when in general-purpose output mode)	No
CF1	-	No	Input for ceramic resonator oscillator (Input only)	No
CF2	-	No	Output for ceramic resonator oscillator (Nch-open drain when in general-purpose output mode)	No


Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low- and high-impedance pull-up connection is exercised in 1-bit units.

User Option Table


Option name	Option to be applied on	Flash-ROM version	Option selected in units of	Option selection
Port output type			4.1.1	CMOS
	P00 to P07	0	1 bit	Nch-open drain
		_		CMOS
	P10 to P17	0	1 bit	Nch-open drain
	D00 / D07	_		CMOS
	P20 to P27	0	1 bit	Nch-open drain
		0		CMOS
	P30 to P36	0	1 bit	Nch-open drain
Program start				00000h
address	-	0	-	07E00h
Low-voltage		_		Enable: Use
detection reset	Detect function	0	-	Disable: Not Used
function	Detect level	0	-	7-level
Power-on reset function	Power-On reset level	0	-	8-level

Note: To reduce V_{DD} signal noise and to increase the duration of the backup battery supply, V_{SS}1, V_{SS}2, and V_{SS}3 should connect to each other and they should also be grounded.

Example 1: During backup in hold mode, port output 'H' level is supplied from the back-up capacitor.



Example 2: During backup in hold mode, output is not held high and its value in unsettled.



Absolute Maximum Ratings a	t Ta = 25° C. Vss1	$= V_{SS2} = V_{SS3} = 0V$
	$\sim - \sim \sim$	

	Parameter	Symbol	Pin/Remarks	Conditions		Specification min typ max		ification	
	rarameter	Symbol	F III/REIIIdIKS	CONULIONS	V _{DD} [V]	min	typ	max	uni
	ximum supply tage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	V _{DD} 1=V _{DD} 2=V _{DD} 3		-0.3		+6.5	
Inp	ut voltage	VI			v				
	ut/output tage	VIO	Ports 0, 1, 2, 3, Port 7, PWM0, PWM1, XT2, CF2			-0.3		V _{DD} +0.3	v
	Peak output current	IOPH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-10			
		IOPH(2)	PWM0, PWM1			-20			
		IOPH(3)	P71 to P73	Per 1 applicable pin		-5			
High level output current	Mean output current	IOMH(1)	Ports 0, 1, 2, 3	CMOS output select Per 1 applicable pin		-7.5			
	(Note 1-1)	IOMH(2)	PWM0, PWM1			-15			
utpu		IOMH(3)	P71 to P73	Per 1 applicable pin		-3			
elo	Total output	ΣIOAH(1)	P71 to P73	Total of all applicable pins		-10			
h lev	current	ΣIOAH(2)	Port 0	Total of all applicable pins		-25			
Hig		ΣIOAH(3)	Port 1, PWM0, PWM1	Total of all applicable pins		-25			
		ΣIOAH(4)	Ports 0, 1,PWM0, PWM1	Total of all applicable pins		-45			
		ΣIOAH(5)	Ports 2, P35, P36	Total of all applicable pins		-25			
		ΣIOAH(6)	P30 to P34	Total of all applicable pins		-25			
		ΣIOAH(7)	Pots 2, 3	Total of all applicable pins		-45			
	Current Mean output current (Note 1-1)	IOPL(1)	P02 to P07, Ports 1, 2, 3, PWM0, PWM1	Per 1 applicable pin				20	m/
		IOPL(2)	P00, P01	Per 1 applicable pin				30	
		IOPL(3)	Port 7, XT2, CF2	Per 1 applicable pin				10	
Low level output current		IOML(1)	P02 to P07, Ports 1, 2, 3, PWM0, PWM1	Per 1 applicable pin				15	
tput		IOML(2)	P00, P01	Per 1 applicable pin				20	
el out		IOML(3)	Port 7, XT2, CF2	Per 1 applicable pin				7.5	
leve	Total output	ΣIOAL(1)	Port 7, XT2, CF2	Total of all applicable pins				15	
Low	current	ΣIOAL(2)	Port 0	Total of all applicable pins				45	
		ΣIOAL(3)	Port 1, PWM0, PWM1	Total of all applicable pins				45	
		ΣIOAL(4)	Port 0, 1, PWM0, PWM1	Total of all applicable pins				80	
		ΣIOAL(5)	Ports 2, P35, P36	Total of all applicable pins				45	
		ΣIOAL(6)	P30 to P34	Total of all applicable pins				45	
		ΣIOAL(7)	Ports 2, 3	Total of all applicable pins				60	
Po	wer dissipation	Pd max(1)	SQFP48 (7×7)	Ta=-40 to +85°C Package only				139	
		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				356	
		Pd max(3)	QIP48E (14×14)	Ta=-40 to +85°C Package only				281	۳۷
		Pd max(4)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				489	
	erating ambient	Topr				-40		+85	
ten									°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Demonster	Ourseland	Dia /De as e alve	Que dition -		Specification			
Parameter	Symbol Pin/Remarks	Pin/Remarks	Conditions	VDD[V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23)	 Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled. 	1.8 to 5.5	1			
	tPIH(2) tPIL(2)	INT5(P24 to P27) INT3(P73) when noise filter time constant is 1/1	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	1.8 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	Interrupt source flag can be set.Event inputs for timer 0 are enabled.	1.8 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	Interrupt source flag can be set.Event inputs for timer 0 are enabled.	1.8 to 5.5	256			
	tPIL(5)	RES	 Resetting is enabled. 	1.8 to 5.5	200			μs

AD Converter Characteristics at $V_{SS}\mathbf{1}=V_{SS}\mathbf{2}=V_{SS}\mathbf{3}=\mathbf{0}V$

<12bits AD Converter Mode at Ta = -40 to $+85^{\circ}C$ >

D						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	Ν	AN0(P00) to		2.4 to 5.5		12		bit
Absolute	ET	AN7(P07)	(Note 6-1)	3.0 to 5.5			±16	
accuracy	AN8(P70) AN9(P71)	(Note 6-1)	2.4 to 3.6			±20	LSB	
Conversion TCAD time	AN10(XT1)	See Conversion time calculation	4.0 to 5.5	32		115		
		AN11(XT2)	formulas. (Note 6-2)	3.0 to 5.5	64		115	μs
		AN12(CF1) AN13(CF2)	• See Conversion time calculation formulas. (Note 6-2)	2.4 to 3.6	410		425	μσ
Analog input voltage range	VAIN			2.4 to 5.5	V _{SS}		V _{DD}	V
Analog port	IAINH(1)	analog channel	VAIN=V _{DD}	2.4 to 5.5			1	
input current	IAINL(1)	except AN12	VAIN=V _{SS}	2.4 to 5.5	-1			.
	IAINH(2)	AN12	VAIN=V _{DD}	2.4 to 5.5			15	μA
	IAINL(2)		VAIN=V _{SS}	2.4 to 5.5	-15			

Note 6-1: The quantization error (±1/2LSB) must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Low voltage detection reset (LVD) Characteristics at Ta = -40 to $+85^{\circ}C$, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

						Specifica	ation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset	LVDET		Select from option.	1.91V	1.81	1.91	2.01	
Voltage			(Note 8-1)	2.01V	1.91	2.01	2.11	
(Note 8-2)			(Note 8-3)	2.31V	2.21	2.31	2.41	
			• See Fig. 9.	2.51V	2.41	2.51	2.61	V
				2.81V	2.71	2.81	2.91	
				3.79V	3.69	3.79	3.89	
				4.28V	4.18	4.28	4.38	
LVD hysteresis	LVHYS			1.91V		55		
width				2.01V		55		
				2.31V		55		
				2.51V		55		mV
				2.81V		60		
				3.79V		65		
				4.28V		65		
Detection voltage unknown state	LVUKS		• See Fig. 9. (Note 8-4)			0.7	0.95	V
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 10.		0.2			ms

Note8-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

LC87F2J32A

Consumption Current Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/	Conditions			Specification n typ max		
Falaillelei	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	 FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal Low speed and Medium speed RC 	2.7 to 5.5		6.6	11.3	
(Note 9-1) (Note 9-2)			oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.7 to 3.6		4.0	7.3	1
	IDDOP(2)		• CF1=24MHz external clock • System clock set to CF1 side • Internal Low speed and Medium speed RC	3.0 to 5.5		8.0	12.7	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	3.0 to 3.6		4.6	7.6	1
	IDDOP(3)		FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side Internal Low speed and Medium speed RC oscillation stopped.	2.2 to 5.5		5.9	10.5	
			Frequency variable RC oscillation stopped.1/1 frequency division ratio	2.2 to 3.6		3.6	6.7	
	IDDOP(4)		 FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal Low speed and Medium speed RC 	1.8 to 5.5		2.6	6.1	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		1.9	3.9	mA
	IDDOP(5)		 CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side 	2.2 to 5.5		0.9	2.2	
			 Internal Low speed and Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio 	2.2 to 3.6		0.5	1.1	
	IDDOP(6)		 FsX'tal=32.768kHz Crystal oscillation mode Internal Low speed RC oscillation stopped. System clock set to internal Medium speed RC 	1.8 to 5.5		0.5	1.5	
			oscillation. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	1.8 to 3.6		0.3	0.8	
	IDDOP(7)		 FsX'tal=32.768kHz crystal oscillation mode Internal Low speed and Medium speed RC oscillation stopped. 	2.7 to 5.5		5.6	10.8	
			 System clock set to 8MHz with Frequency variable RC oscillation 1/1 frequency division ratio 	2.7 to 3.6		3.8	6.6	
	IDDOP(8)		 External FsX'tal and FmCF oscillation stopped. System clock set to internal Low speed RC oscillation. 	1.8 to 5.5		70	173	
			 Internal Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	1.8 to 3.6		47	106	
	IDDOP(9)		External FsX'tal and FmCF oscillation stopped. System clock set to internal Low speed RC	5.0		70	145	μΑ
			oscillation. Internal Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 	3.3		47	86	ļ
			 1/1 frequency division ratio Ta=-10 to +50°C 	2.5		35	65	

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified

Continued on next page.

LC87F2J32A

Continued from p	receding page.				[
Parameter	Symbol	Pin/ Remarks	Conditions	$\lambda = 0$	min	Specific		unit
Normal mode consumption current	IDDOP(10)	V _{DD} 1	 FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal Low speed and Medium speed RC 	al=32.768kHz crystal oscillation mode em clock set to 32.768kHz side 1.8 to 5.5 27		max 120	unit	
(Note 9-1) (Note 9-2)			oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	1.8 to 3.6		13	59	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side	5.0		27	84	μA
			 Internal Low speed and Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 	3.3		13	33	
			• 1/2 frequency division ratio • Ta=-10 to +50°C	2.5		8.1	22	
HALT mode consumption current (Note 9-1)	IDDHALT(1)	V _{DD} 1	HALT mode FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal Low speed and Medium speed RC	2.7 to 5.5		2.6	4.7	
(Note 9-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.7 to 3.6		1.4	2.5	
	IDDHALT(2)		 HALT mode CF1=24MHz external clock System clock set to CF1 side Internal Low speed and Medium speed RC 	3.0 to 5.5		4.0	6.9	
			 Internal Low speed and Mediatin speed KG oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	3.0 to 3.6		2.0	3.4	
	IDDHALT(3)		HALT mode FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side	2.2 to 5.5		2.2	4.4	
			 Internal Low speed and Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	2.2 to 3.6		1.2	2.3	
	IDDHALT(4)		HALT mode FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal Low speed and Medium speed RC	1.8 to 5.5		1.2	3.0	mA
			 oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio 	1.8 to 3.6		0.6	1.4	
	IDDHALT(5)		 HALT mode CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4 MHz side 	2.2 to 5.5		0.6	1.5	
			 Internal Low speed and Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio 	2.2 to 3.6		0.3	0.7	
	IDDHALT(6)		 HALT mode FsX'tal=32.768 kHz crystal oscillation mode Internal Low speed RC oscillation stopped. System clock set to internal Medium speed RC 	1.8 to 5.5		0.3	0.9	
			System clock set to internal inter	1.8 to 3.6		0.2	0.5	

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified

Continued on next page.

LC87F2J32A

Parameter	Symbol	Pin/	Conditions			Specific		
i arameter	Gymbol	remarks		V _{DD} [V]	min.	typ.	max.	unit
HALT mode consumption current (Note 9-1)	IDDHALT(7)	V _{DD} 1	 HALT mode FsX'tal=32.768kHz crystal oscillation mode Internal Low speed and Medium speed RC oscillation stopped. 	2.7 to 5.5		2.5	5.0	
(Note 9-2)			 System clock set to 8MHz with Frequency variable RC oscillation 1/1 frequency division ratio 	2.7 to 3.6		1.4	2.6	
	IDDHALT(8)		HALT mode External FsX'tal and FmCF oscillation stopped. System clock set to internal Low speed RC set to internal Low speed RC	1.8 to 5.5		26	91	
			oscillation. • Internal Medium speed RC oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		15	48	
	IDDHALT(9)		HALT mode External FsX'tal and FmCF oscillation stopped.	5.0		26	52	
			 System clock set to internal Low speed RC oscillation. Internal Medium speed RC oscillation stopped. 	3.3		15	26	μA
IDDHALT(10)			 Frequency variable RC oscillation stopped. 1/1 frequency division ratio Ta=-10 to +50°C 	2.5		10	18	
	IDDHALT(10)		HALT mode FsX'tal=32.768 kHz crystal oscillation mode System clock set to 32.768kHz side Istemal Law aread and Modium aread PC	1.8 to 5.5		16	96	
			 Internal Low speed and Medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio 	1.8 to 3.6		6.2	43	
	IDDHALT(11)		HALT mode FsX'tal=32.768kHz crystal oscillation mode	5.0		16	56	
			 System clock set to 32.768kHz side Internal Low speed and Medium speed RC oscillation stopped. 	3.3		6.2	18	
			 Frequency variable RC oscillation stopped. 1/2 frequency division ratio Ta=-10 to +50°C 	2.5		3.4	11	
HOLD mode	IDDHOLD(1)	V _{DD} 1	HOLD mode	1.8 to 5.5		0.04	30	
consumption			• CF1=V _{DD} or open	1.8 to 3.6		0.02	14	ł
current (Note 9-1)	IDDHOLD(2)		(External clock mode) HOLD mode	5.0		0.04	2.8	
(Note 9-2)			• CF1=V _{DD} or open					$\frac{1}{2}$
			(External clock mode) • Ta=-10 to +50°C	3.3		0.02	1.2	$\frac{1}{2}$
	IDDHOLD(3)	-	HOLD mode	2.5		0.015	0.9	
			• CF1=V _{DD} or open (External clock mode)	1.8 to 5.5		2.9 2.2	35 18	
	IDDHOLD(4)		LVD option selected HOLD mode	5.0		2.9	7.2	μA
			• CF1=V _{DD} or open					+
			(External clock mode) • Ta=-10 to +50°C	3.3		2.2	4.1	+
			LVD option selected	2.5		1.9	3.4	ļ
Timer HOLD	IDDHOLD(5)	V _{DD} 1	Timer HOLD mode	1.8 to 5.5		14	89	ļ
mode consumption		$\left\{ \right.$	FsX'tal=32.768kHz crystal oscillation mode	1.8 to 3.6		4.8	38	
current	IDDHOLD(6)		Timer HOLD mode • FsX'tal=32.768kHz crystal oscillation mode	5.0		14	40	$\frac{1}{2}$
(Note 9-1)			• Ta=-10 to +50°C	3.3		4.8	15	ł

Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified

F-ROM Programming Characteristics at $Ta = -10^{\circ}C$ to $+55^{\circ}$	°C,	VSS1 = V	$V_{SS2} = V$	$V_{SS}3 = 0V$
--	-----	----------	---------------	----------------


Doromotor	Querra la cl	Die (De se este				Specification				
Parameter	Symbol			typ	max	unit				
Onboard programming current	IDDFW(1)	V _{DD} 1	Only current of the Flash block.	2.2 to 5.5		5	10	mA		
Programming	tFW(1)		Erasing time	0.045.5.5		20	30	ms		
time	tFW(2)		Programming time	2.2 to 5.5	to 5.5		60	μs		

UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Doromotor	Grandensk	Dia (Deservatur	Quaditiana		Specification				
Parameter	VDD[V] min rate UBR UTX(P20).	typ	max	unit					
Transfer rate	UBR	UTX(P20),			16/3		8192/3	tCYC	
		URX(P21)		1.8 to 5.5	16/3		8192/3	IC Y C	
Data length:	7, 8, and 9 bit	s (LSB first)							

Stop bits:1 bit (2-bit in continuous data transmission)Parity bits:None

Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)



Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Su	ubsystem Clock Oscillator	Circuit with a Crystal Oscillator
		encare when a erystar estimator

Nominal V Frequency				Circuit (Constant		Operating Voltage	Oscilla Stabilizatio		
	Vendor Name	Oscillator Name	C3	C4	Rf2	Rd2	Range	typ	max	Remarks
			[pF]	[pF]	[Ω]	[Ω]	[V]	[s]	[s]	
32.768kHz	EPSON TOYOCOM	MC-306	18	18	Open	330k	1.8 to.5.5	1.4	4.0	Applicable CL value= 7.0pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 CF Oscillator Circuit




Figure 2 XT Oscillator Circuit






Figure 3 AC Timing Measurement Point



Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time Note: External oscillation circuit is selected.

Figure 4 Oscillation Stabilization Times




Figure 8 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R_{RES} only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the V_{SS} level as shown in (b) and power is turned on again after this condition continues for 100 μ s or longer.




Figure 9 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R_{RES} only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.