



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | XC800   |
| Core Size                  | 8-Bit   |
| Speed                      | 86MHz   |
| Connectivity               | LINbus, SSI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 27  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 768 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 140°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 38-TFSOP (0.173", 4.40mm Width)   |
| Supplier Device Package    | PG-TSSOP-38   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/saa-xc866l-2fra-5v-be">https://www.e-xfl.com/product-detail/infineon-technologies/saa-xc866l-2fra-5v-be</a> |

## Functional Description

**Figure 6** illustrates the memory address spaces of the SAA-XC866-4FR devices.



**Figure 6** Memory Map of SAA-XC866 Flash Devices

## Functional Description

### 3.2.1 Memory Protection Strategy

The SAA-XC866 memory protection strategy includes:

- Read-out protection: The Flash Memory can be enabled for read-out protection and ROM memory is always protected.
- Program and erase protection: The Flash memory in all devices can be enabled for program and erase protection.

Flash memory protection is available in two modes:

- Mode 0: Only the P-Flash is protected; the D-Flash is unprotected
- Mode 1: Both the P-Flash and D-Flash are protected

The selection of each protection mode and the restrictions imposed are summarized in **Table 3**.

**Table 3 Flash Protection Modes**

| Mode                                   | 0   | 1   |
|--|---|---|
| <b>Activation</b>                      | Program a valid password via BSL mode 6   |   |
| <b>Selection</b>                       | MSB of password = 0   | MSB of password = 1                         |
| <b>P-Flash contents can be read by</b> | Read instructions in the P-Flash  | Read instructions in the P-Flash or D-Flash |
| <b>P-Flash program and erase</b>       | Not possible  | Not possible                                |
| <b>D-Flash contents can be read by</b> | Read instructions in any program memory   | Read instructions in the P-Flash or D-Flash |
| <b>D-Flash program</b>                 | Possible  | Not possible                                |
| <b>D-Flash erase</b>                   | Possible, on the condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase operation | Not possible                                |

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection. Here, the programmed password must be provided by the user. A password match triggers an automatic erase of the read-protected Flash contents, see **Table 4** and **Table 5**, and the programmed password is erased. The Flash protection is then disabled upon the next reset.

**For XC866-2FR and XC866-4FR devices:**


The selection of protection type is summarized in **Table 4**.

## Functional Description

In order to access a register located in a page different from the actual one, the current page must be left. This is done by reprogramming the bit field PAGE in the page register. Only then can the desired access be performed.

If an interrupt routine is initiated between the page register access and the module register access, and the interrupt needs to access a register located in another page, the current page setting can be saved, the new one programmed and finally, the old page setting restored. This is possible with the storage fields STx (x = 0 - 3) for the save and restore action of the current page setting. By indicating which storage bit field should be used in parallel with the new page value, a single write operation can:

- Save the contents of PAGE in STx before overwriting with the new value (this is done in the beginning of the interrupt routine to save the current page setting and program the new page number); or
- Overwrite the contents of PAGE with the contents of STx, ignoring the value written to the bit positions of PAGE (this is done at the end of the interrupt routine to restore the previous page setting before the interrupt occurred)



**Figure 10 Storage Elements for Paging**

With this mechanism, a certain number of interrupt routines (or other routines) can perform page changes without reading and storing the previously used page information. The use of only write operations makes the system simpler and faster. Consequently, this mechanism significantly improves the performance of short interrupt routines.

The SAA-XC866 supports local address extension for:

- Parallel Ports
- Analog-to-Digital Converter (ADC)
- Capture/Compare Unit 6 (CCU6)
- System Control Registers

## Functional Description

**Table 9 Port Register Overview (cont'd)**

| Addr             | Register Name                                       | Reset:                | Bit       | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------------------|---|-----------------------|-----------|----|----|----|----|----|----|----|----|
| B1 <sub>H</sub>  | <b>P3_ALTSEL1</b><br>P3 Alternate Select 1 Register | <b>00<sub>H</sub></b> | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                  |   |                       | Type      | rw | rw | rw | rw | rw | rw | rw | rw |
| RMAP = 0, Page 3 |   |                       |           |    |    |    |    |    |    |    |    |
| 80 <sub>H</sub>  | <b>P0_OD</b><br>P0 Open Drain Control Register      | <b>00<sub>H</sub></b> | Bit Field | 0  |    | P5 | P4 | P3 | P2 | P1 | P0 |
|                  |   |                       | Type      | r  |    | rw | rw | rw | rw | rw | rw |
| 90 <sub>H</sub>  | <b>P1_OD</b><br>P1 Open Drain Control Register      | <b>00<sub>H</sub></b> | Bit Field | P7 | P6 | P5 |    | 0  |    | P1 | P0 |
|                  |   |                       | Type      | rw | rw | rw |    | r  |    | rw | rw |
| B0 <sub>H</sub>  | <b>P3_OD</b><br>P3 Open Drain Control Register      | <b>00<sub>H</sub></b> | Bit Field | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|                  |   |                       | Type      | rw | rw | rw | rw | rw | rw | rw | rw |

The ADC SFRs can be accessed in the standard memory area (RMAP = 0).


**Table 10 ADC Register Overview**

| Addr             | Register Name   |                              | Bit       | 7          | 6          | 5       | 4    | 3      | 2       | 1          | 0     |
|------------------|---|------------------------------|-----------|------------|------------|---------|------|--------|---------|------------|-------|
| RMAP = 0         |   |                              |           |            |            |         |      |        |         |            |       |
| D1 <sub>H</sub>  | <b>ADC_PAGE</b><br>Page Register for ADC              | <b>Reset: 00<sub>H</sub></b> | Bit Field | OP         |            | STNR    |      | 0      | PAGE    |            |       |
|                  |   |                              | Type      | w          |            | w       |      | r      | rwh     |            |       |
| RMAP = 0, Page 0 |   |                              |           |            |            |         |      |        |         |            |       |
| CA <sub>H</sub>  | <b>ADC_GLOBCTR</b><br>Global Control Register         | <b>Reset: 30<sub>H</sub></b> | Bit Field | ANON       | DW         | CTC     |      | 0      |         |            |       |
|                  |   |                              | Type      | rw         | rw         | rw      |      | r      |         |            |       |
| CB <sub>H</sub>  | <b>ADC_GLOBSTR</b><br>Global Status Register          | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          |            | CHNR    |      |        | 0       | SAM<br>PLE | BUSY  |
|                  |   |                              | Type      | r          |            | rh      |      |        | r       | rh         | rh    |
| CC <sub>H</sub>  | <b>ADC_PRAR</b><br>Priority and Arbitration Register  | <b>Reset: 00<sub>H</sub></b> | Bit Field | ASEN1      | ASEN0      | 0       | ARBM | CSM1   | PRI01   | CSM0       | PRI00 |
|                  |   |                              | Type      | rw         | rw         | r       | rw   | rw     | rw      | rw         | rw    |
| CD <sub>H</sub>  | <b>ADC_LCBR</b><br>Limit Check Boundary Register      | <b>Reset: B7<sub>H</sub></b> | Bit Field | BOUND1     |            |         |      | BOUND0 |         |            |       |
|                  |   |                              | Type      | rw         |            |         |      | rw     |         |            |       |
| CE <sub>H</sub>  | <b>ADC_INPCR0</b><br>Input Class Register 0           | <b>Reset: 00<sub>H</sub></b> | Bit Field | STC        |            |         |      |        |         |            |       |
|                  |   |                              | Type      | rw         |            |         |      |        |         |            |       |
| CF <sub>H</sub>  | <b>ADC_ETRCR</b><br>External Trigger Control Register | <b>Reset: 00<sub>H</sub></b> | Bit Field | SYNEN<br>1 | SYNEN<br>0 | ETRSEL1 |      |        | ETRSEL0 |            |       |
|                  |   |                              | Type      | rw         | rw         | rw      |      |        | rw      |            |       |
| RMAP = 0, Page 1 |   |                              |           |            |            |         |      |        |         |            |       |
| CA <sub>H</sub>  | <b>ADC_CHCTR0</b><br>Channel Control Register 0       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| CB <sub>H</sub>  | <b>ADC_CHCTR1</b><br>Channel Control Register 1       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| CC <sub>H</sub>  | <b>ADC_CHCTR2</b><br>Channel Control Register 2       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| CD <sub>H</sub>  | <b>ADC_CHCTR3</b><br>Channel Control Register 3       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| CE <sub>H</sub>  | <b>ADC_CHCTR4</b><br>Channel Control Register 4       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| CF <sub>H</sub>  | <b>ADC_CHCTR5</b><br>Channel Control Register 5       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| D2 <sub>H</sub>  | <b>ADC_CHCTR6</b><br>Channel Control Register 6       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| D3 <sub>H</sub>  | <b>ADC_CHCTR7</b><br>Channel Control Register 7       | <b>Reset: 00<sub>H</sub></b> | Bit Field | 0          | LCC        |         |      | 0      | RESRSEL |            |       |
|                  |   |                              | Type      | r          | rw         |         |      | r      | rw      |            |       |
| RMAP = 0, Page 2 |   |                              |           |            |            |         |      |        |         |            |       |

## Functional Description

### 3.3.1 Flash Bank Sectorization

The SAA-XC866 product family offers four Flash devices with either 8 Kbytes or 16 Kbytes of embedded Flash memory. These Flash memory sizes are made up of two or four 4-Kbyte Flash banks, respectively. Each Flash device consists of Program Flash (P-Flash) bank(s) and a single Data Flash (D-Flash) bank with different sectorization shown in **Figure 11**. Both types can be used for code and data storage. The label “Data” neither implies that the D-Flash is mapped to the data memory region, nor that it can only be used for data storage. It is used to distinguish the different Flash bank sectorizations.



**Figure 11 Flash Bank Sectorization**

The internal structure of each Flash bank represents a sector architecture for flexible erase capability. The minimum erase width is always a complete sector, and sectors can be erased separately or in parallel. Contrary to standard EPROMs, erased Flash memory cells contain 0s.

The D-Flash bank is divided into more physical sectors for extended erasing and reprogramming capability; even numbers for each sector size are provided to allow greater flexibility and the ability to adapt to a wide range of application requirements.

# Functional Description





Figure 15 Interrupt Request Sources (Part 2)

# Functional Description



**Figure 16 Interrupt Request Sources (Part 3)**



# Functional Description






Figure 17 Interrupt Request Sources (Part 4)

## Functional Description



**Figure 18 General Structure of Bidirectional Port**

# Functional Description



**Figure 19 General Structure of Input Port**

## Functional Description


### 3.6 Power Supply System with Embedded Voltage Regulator

The SAA-XC866 microcontroller requires two different levels of power supply:

- 3.3 V or 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 20** shows the SAA-XC866 power supply system. A power supply of 3.3 V or 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.


The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.



**Figure 20 SAA-XC866 Power Supply System**

#### EVR Features:

- Input voltage ( $V_{DDP}$ ): 3.3 V/5.0 V
- Output voltage ( $V_{DDC}$ ): 2.5 V  $\pm$  7.5%
- Low power voltage regulator provided in power-down mode
- $V_{DDC}$  and  $V_{DDP}$  prewarning detection
- $V_{DDC}$  brownout detection




**Figure 22**  $V_{DDP}$ ,  $V_{DDC}$  and  $V_{RESET}$  during Power-on Reset

The second type of reset in SAA-XC866 is the hardware reset. This reset function can be used during normal operation or when the chip is in power-down mode. A reset input pin **RESET** is provided for the hardware reset. To ensure the recognition of the hardware reset, pin **RESET** must be held low for at least 100 ns.

The Watchdog Timer (WDT) module is also capable of resetting the device if it detects a malfunction in the system.

Another type of reset that needs to be detected is a reset while the device is in power-down mode (wake-up reset). While the contents of the static RAM are undefined after a power-on reset, they are well defined after a wake-up reset from power-down mode.

## Functional Description



**Figure 24 External Oscillator Circuitries**

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.

## Functional Description

### 3.11 Universal Asynchronous Receiver/Transmitter

The Universal Asynchronous Receiver/Transmitter (UART) provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost.

#### Features:

- Full-duplex asynchronous modes
  - 8-bit or 9-bit data frames, LSB first
  - fixed or variable baud rate
- Receive buffered
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception

The UART can operate in four asynchronous modes as shown in **Table 25**. Data is transmitted on TXD and received on RXD.

**Table 25**      **UART Modes**

| Operating Mode               | Baud Rate                      |
|------------------------------|--------------------------------|
| Mode 0: 8-bit shift register | $f_{PCLK}/2$                   |
| Mode 1: 8-bit shift UART     | Variable                       |
| Mode 2: 9-bit shift UART     | $f_{PCLK}/32$ or $f_{PCLK}/64$ |
| Mode 3: 9-bit shift UART     | Variable                       |

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which it is operating. In mode 0, the baud rate for the transfer is fixed at  $f_{PCLK}/2$ . In mode 2, the baud rate is generated internally based on the UART input clock and can be configured to either  $f_{PCLK}/32$  or  $f_{PCLK}/64$ . The variable baud rate is set by either the underflow rate on the dedicated baud-rate generator, or by the overflow rate on Timer 1.

## Functional Description

Table 27 Deviation Error for UART with Fractional Divider enabled

| $f_{PCLK}$ | Prescaling Factor<br>( $2^{BRPRE}$ ) | Reload Value<br>(BR_VALUE + 1) | STEP                   | Deviation<br>Error |
|------------|--------------------------------------|--------------------------------|------------------------|--------------------|
| 26.67 MHz  | 1                                    | 10 (A <sub>H</sub> )           | 177 (B1 <sub>H</sub> ) | +0.03 %            |
| 13.33 MHz  | 1                                    | 7 (7 <sub>H</sub> )            | 248 (F8 <sub>H</sub> ) | +0.11 %            |
| 6.67 MHz   | 1                                    | 3 (3 <sub>H</sub> )            | 212 (D4 <sub>H</sub> ) | -0.16 %            |



## Functional Description

### 3.11.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

$$\text{Mode 1, 3 baud rate} = \frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})} \quad [3.1]$$

### 3.12 Normal Divider Mode (8-bit Auto-reload Timer)


Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 29**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock  $f_{\text{MOD}}$  that is 1/n of the input clock  $f_{\text{DIV}}$ , where n is defined by 256 - STEP.

The output frequency in normal divider mode is derived as follows:

$$f_{\text{MOD}} = f_{\text{DIV}} \times \frac{1}{256 - \text{STEP}} \quad [3.2]$$

## Functional Description

The block diagram of the CCU6 module is shown in **Figure 32**.



**Figure 32** CCU6 Block Diagram

## Functional Description

### 3.18.1 ADC Clocking Scheme

A common module clock  $f_{ADC}$  generates the various clock signals used by the analog and digital parts of the ADC module:

- $f_{ADCA}$  is input clock for the analog part.
- $f_{ADCI}$  is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock  $f_{ADCA}$  to generate a correct duty cycle for the analog components.
- $f_{ADCD}$  is input clock for the digital part.

The internal clock for the analog part  $f_{ADCI}$  is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures  $f_{ADCI}$  does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.




Figure 33 ADC Clocking Scheme

## Functional Description

**Table 31 JTAG ID Summary**

|     |                 |                        |
|-----|-----------------|------------------------|
| ROM | SAA-XC866L-4RRA | 1013 9083 <sub>H</sub> |
|     | SAA-XC866-4RRA  | 1013 9083 <sub>H</sub> |
|     | SAA-XC866L-2RRA | 1013 9083 <sub>H</sub> |
|     | SAA-XC866-2RRA  | 1013 9083 <sub>H</sub> |

### 3.20 Identification Register

The SAA-XC866 identity register is located at Page 1 of address B3<sub>H</sub>.

#### ID

#### Identity Register

**Reset Value: 0000 0010<sub>B</sub>**


|        |   |   |   |   |       |   |   |
|--------|---|---|---|---|-------|---|---|
| 7      | 6 | 5 | 4 | 3 | 2     | 1 | 0 |
| PRODID |   |   |   |   | VERID |   |   |
| r      |   |   |   |   | r     |   |   |

| Field  | Bits  | Type | Description                      |
|--------|-------|------|----------------------------------|
| VERID  | [2:0] | r    | Version ID<br>010 <sub>B</sub>   |
| PRODID | [7:3] | r    | Product ID<br>00000 <sub>B</sub> |


## 4.3 AC Parameters

### 4.3.1 Testing Waveforms


The testing waveforms for rise/fall time, output delay and output high impedance are shown in **Figure 38**, **Figure 39** and **Figure 40**.



**Figure 38** Rise/Fall Time Parameters



**Figure 39** Testing Waveform, Output Delay



**Figure 40** Testing Waveform, Output High Impedance