




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	86MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	27
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 140°C (TA)
Mounting Type	Surface Mount
Package / Case	38-TFSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-38
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saa-xc866l-4fra-5v-be

3.17	Capture/Compare Unit 6	80
3.18	Analog-to-Digital Converter	82
3.18.1	ADC Clocking Scheme	83
3.18.2	ADC Conversion Sequence	84
3.19	On-Chip Debug Support	85
3.19.1	JTAG ID Register	86
3.20	Identification Register	87
4	Electrical Parameters	88
4.1	General Parameters	88
4.1.1	Parameter Interpretation	88
4.1.2	Absolute Maximum Rating	89
4.1.3	Operating Conditions	90
4.2	DC Parameters	91
4.2.1	Input/Output Characteristics	91
4.2.2	Supply Threshold Characteristics	95
4.2.3	ADC Characteristics	96
4.2.3.1	ADC Conversion Timing	98
4.2.4	Power Supply Current	99
4.3	AC Parameters	101
4.3.1	Testing Waveforms	101
4.3.2	Output Rise/Fall Times	102
4.3.3	Power-on Reset and PLL Timing	103
4.3.4	On-Chip Oscillator Characteristics	104
4.3.5	JTAG Timing	105
4.3.6	SSC Master Mode Timing	107
5	Package and Reliability	108
5.1	Package Parameters (PG-TSSOP-38)	108
5.2	Package Outline	109
5.3	Quality Declaration	110

1 Summary of Features

- High-performance XC800 Core
 - compatible with standard 8051 processor
 - two clocks per machine cycle architecture (for memory access without wait state)
 - two data pointers
- On-chip memory
 - 8 Kbytes of Boot ROM
 - 256 bytes of RAM
 - 512 bytes of XRAM
 - 4/8/16 Kbytes of Flash; or
8/16 Kbytes of ROM, with additional 4 Kbytes of Flash
(includes memory protection strategy)
- I/O port supply at 3.3 V/5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

(further features are on next page)




Figure 1 SAA-XC866 Functional Units

2 General Device Information

2.1 Block Diagram




Figure 2 SAA-XC866 Block Diagram

General Device Information

Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
P2		I		Port 2 Port 2 is an 8-bit general purpose input-only port. It can be used as alternate functions for the digital inputs of the JTAG and CCU6. It is also used as the analog inputs for the ADC.
P2.0	15	Hi-Z		CCPOS0_0 CCU6 Hall Input 0 EXINT1 External Interrupt Input 1 T12HR_2 CCU6 Timer 12 Hardware Run Input TCK_1 JTAG Clock Input CC61_3 Input of Capture/Compare channel 1 AN0 Analog Input 0
P2.1	16	Hi-Z		CCPOS1_0 CCU6 Hall Input 1 EXINT2 External Interrupt Input 2 T13HR_2 CCU6 Timer 13 Hardware Run Input TDI_1 JTAG Serial Data Input CC62_3 Input of Capture/Compare channel 2 AN1 Analog Input 1
P2.2	17	Hi-Z		CCPOS2_0 CCU6 Hall Input 2 CTRAP_1 CCU6 Trap Input CC60_3 Input of Capture/Compare channel 0 AN2 Analog Input 2
P2.3	20	Hi-Z		AN3 Analog Input 3
P2.4	21	Hi-Z		AN4 Analog Input 4
P2.5	22	Hi-Z		AN5 Analog Input 5
P2.6	23	Hi-Z		AN6 Analog Input 6
P2.7	26	Hi-Z		AN7 Analog Input 7

3 Functional Description

3.1 Processor Architecture

The SAA-XC866 is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the SAA-XC866 CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. Access to the Flash memory, however, requires an additional wait state (one machine cycle). The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The SAA-XC866 CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and SFRs. **Figure 5** shows the CPU functional blocks.




Figure 5 CPU Block Diagram

Functional Description

Figure 7 illustrates the memory address spaces of the SAA-XC866-4RR device.




Figure 7 Memory Map of SAA-XC866 ROM Devices

Functional Description

Note: The RMAP bit must be cleared/set by ANL or ORL instructions. The rest bits of SYSCON0 should not be modified.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.




Figure 8 Address Extension by Mapping

Functional Description

Table 6 CPU Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
F0 _H	B B Register Reset: 00 _H	Bit Field	B7	B6	B5	B4	B3	B2	B1	B0
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F8 _H	IP1 Interrupt Priority Register 1 Reset: 00 _H	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC
		Type	rw	rw	rw	rw	rw	rw	rw	rw
F9 _H	IPH1 Interrupt Priority Register 1 High Reset: 00 _H	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSCH	PADC H
		Type	rw	rw	rw	rw	rw	rw	rw	rw

The system control SFRs can be accessed in the standard memory area (RMAP = 0).

Table 7 System Control Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0 or 1										
8F _H	SYSCON0 System Control Register 0 Reset: 00 _H	Bit Field	0							RMAP
		Type	r							rw
RMAP = 0										
BF _H	SCU_PAGE Page Register for System Control Reset: 00 _H	Bit Field	OP		STNR		0	PAGE		
		Type	w		w		r	rwh		
RMAP = 0, Page 0										
B3 _H	MODPISEL Peripheral Input Select Register Reset: 00 _H	Bit Field	0		JTAG TDIS	JTAG TCKS	0		EXINT 0IS	URRIS
		Type	r		rw	rw	r		rw	rw
B4 _H	IRCON0 Interrupt Request Register 0 Reset: 00 _H	Bit Field	0	EXINT 6	EXINT 5	EXINT 4	EXINT 3	EXINT 2	EXINT 1	EXINT 0
		Type	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
B5 _H	IRCON1 Interrupt Request Register 1 Reset: 00 _H	Bit Field	0			ADCS RC1	ADCS RC0	RIR	TIR	EIR
		Type	r			rwh	rwh	rwh	rwh	rwh
B7 _H	EXICON0 External Interrupt Control Register 0 Reset: 00 _H	Bit Field	EXINT3		EXINT2		EXINT1		EXINT0	
		Type	rw		rw		rw		rw	
BA _H	EXICON1 External Interrupt Control Register 1 Reset: 00 _H	Bit Field	0		EXINT6		EXINT5		EXINT4	
		Type	r		rw		rw		rw	
BB _H	NMICON NMI Control Register Reset: 00 _H	Bit Field	0	NMI ECC	NMI VDDP	NMI VDD	NMI OCDS	NMI FLASH	NMI PLL	NMI WDT
		Type	r	rw	rw	rw	rw	rw	rw	rw
BC _H	NMISR NMI Status Register Reset: 00 _H	Bit Field	0	FNMI ECC	FNMI VDDP	FNMI VDD	FNMI OCDS	FNMI FLASH	FNMI PLL	FNMI WDT
		Type	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
BD _H	BCON Baud Rate Control Register Reset: 00 _H	Bit Field	BGSEL		0	BREN	BRPRE		R	
		Type	rw		r	rw	rw		rw	
BE _H	BG Baud Rate Timer/Reload Register Reset: 00 _H	Bit Field	BR_VALUE							
		Type	rw							
E9 _H	FDCON Fractional Divider Control Register Reset: 00 _H	Bit Field	BGS	SYNEN	ERRSY N	EOFSY N	BRK	NDOV	FDM	FDEN
		Type	rw	rw	rwh	rwh	rwh	rwh	rw	rw
EA _H	FDSTEP Fractional Divider Reload Register Reset: 00 _H	Bit Field	STEP							
		Type	rw							
EB _H	FDRES Fractional Divider Result Register Reset: 00 _H	Bit Field	RESULT							
		Type	rh							
RMAP = 0, Page 1										

Functional Description

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

Table 9 Port Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP = 0										
B2 _H	PORT_PAGE Page Register for PORT	Reset: 00 _H	Bit Field Type	OP w		STNR w		0 r	PAGE rwh	
RMAP = 0, Page 0										
80 _H	P0_DATA P0 Data Register	Reset: 00 _H	Bit Field Type	0 r		P5 rwh	P4 rwh	P3 rwh	P2 rwh	P1 rwh
86 _H	P0_DIR P0 Direction Register	Reset: 00 _H	Bit Field Type	0 r		P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
90 _H	P1_DATA P1 Data Register	Reset: 00 _H	Bit Field Type	P7 rwh	P6 rwh	P5 rwh	0 r		P1 rwh	P0 rwh
91 _H	P1_DIR P1 Direction Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	0 r		P1 rw	P0 rw
A0 _H	P2_DATA P2 Data Register	Reset: 00 _H	Bit Field Type	P7 rwh	P6 rwh	P5 rwh	P4 rwh	P3 rwh	P2 rwh	P1 rwh
A1 _H	P2_DIR P2 Direction Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
B0 _H	P3_DATA P3 Data Register	Reset: 00 _H	Bit Field Type	P7 rwh	P6 rwh	P5 rwh	P4 rwh	P3 rwh	P2 rwh	P1 rwh
B1 _H	P3_DIR P3 Direction Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
RMAP = 0, Page 1										
80 _H	P0_PUDSEL P0 Pull-Up/Pull-Down Select Register	Reset: FF _H	Bit Field Type	0 r		P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
86 _H	P0_PUDEN P0 Pull-Up/Pull-Down Enable Register	Reset: C4 _H	Bit Field Type	0 r		P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
90 _H	P1_PUDSEL P1 Pull-Up/Pull-Down Select Register	Reset: FF _H	Bit Field Type	P7 rw	P6 rw	P5 rw	0 r		P1 rw	P0 rw
91 _H	P1_PUDEN P1 Pull-Up/Pull-Down Enable Register	Reset: FF _H	Bit Field Type	P7 rw	P6 rw	P5 rw	0 r		P1 rw	P0 rw
A0 _H	P2_PUDSEL P2 Pull-Up/Pull-Down Select Register	Reset: FF _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
A1 _H	P2_PUDEN P2 Pull-Up/Pull-Down Enable Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
B0 _H	P3_PUDSEL P3 Pull-Up/Pull-Down Select Register	Reset: BF _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
B1 _H	P3_PUDEN P3 Pull-Up/Pull-Down Enable Register	Reset: 40 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
RMAP = 0, Page 2										
80 _H	P0_ALTSEL0 P0 Alternate Select 0 Register	Reset: 00 _H	Bit Field Type	0 r		P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
86 _H	P0_ALTSEL1 P0 Alternate Select 1 Register	Reset: 00 _H	Bit Field Type	0 r		P5 rw	P4 rw	P3 rw	P2 rw	P1 rw
90 _H	P1_ALTSEL0 P1 Alternate Select 0 Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	0 r		P1 rw	P0 rw
91 _H	P1_ALTSEL1 P1 Alternate Select 1 Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	0 r		P1 rw	P0 rw
B0 _H	P3_ALTSEL0 P3 Alternate Select 0 Register	Reset: 00 _H	Bit Field Type	P7 rw	P6 rw	P5 rw	P4 rw	P3 rw	P2 rw	P1 rw

Functional Description

Table 10 ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CA _H	ADC_CHINFR Reset: 00_H Channel Interrupt Flag Register	Bit Field	CHINF 7	CHINF 6	CHINF 5	CHINF 4	CHINF 3	CHINF 2	CHINF 1	CHINF 0
		Type	rh	rh	rh	rh	rh	rh	rh	rh
CB _H	ADC_CHINCR Reset: 00_H Channel Interrupt Clear Register	Bit Field	CHINC 7	CHINC 6	CHINC 5	CHINC 4	CHINC 3	CHINC 2	CHINC 1	CHINC 0
		Type	w	w	w	w	w	w	w	w
CC _H	ADC_CHINSR Reset: 00_H Channel Interrupt Set Register	Bit Field	CHINS 7	CHINS 6	CHINS 5	CHINS 4	CHINS 3	CHINS 2	CHINS 1	CHINS 0
		Type	w	w	w	w	w	w	w	w
CD _H	ADC_CHINPR Reset: 00_H Channel Interrupt Node Pointer Register	Bit Field	CHINP 7	CHINP 6	CHINP 5	CHINP 4	CHINP 3	CHINP 2	CHINP 1	CHINP 0
		Type	rw	rw	rw	rw	rw	rw	rw	rw
CE _H	ADC_EVINFR Reset: 00_H Event Interrupt Flag Register	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4	0		EVINF 1	EVINF 0
		Type	rh	rh	rh	rh	r		rh	rh
CF _H	ADC_EVINCR Reset: 00_H Event Interrupt Clear Flag Register	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4	0		EVINC 1	EVINC 0
		Type	w	w	w	w	r		w	w
D2 _H	ADC_EVINSR Reset: 00_H Event Interrupt Set Flag Register	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4	0		EVINS 1	EVINS 0
		Type	w	w	w	w	r		w	w
D3 _H	ADC_EVINPR Reset: 00_H Event Interrupt Node Pointer Register	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4	0		EVINP 1	EVINP 0
		Type	rw	rw	rw	rw	r		rw	rw
RMAP = 0, Page 6										
CA _H	ADC_CRCR1 Reset: 00_H Conversion Request Control Register 1	Bit Field	CH7	CH6	CH5	CH4	0			
		Type	rw	rw	rw	rw	r			
CB _H	ADC_CRPR1 Reset: 00_H Conversion Request Pending Register 1	Bit Field	CHP7	CHP6	CHP5	CHP4	0			
		Type	rw	rw	rw	rw	r			
CC _H	ADC_CRMR1 Reset: 00_H Conversion Request Mode Register 1	Bit Field	Rsv	LDEV	CLR PND	SCAN	ENSI	ENTR	ENGT	
		Type	r	w	w	rw	rw	rw	rw	
CD _H	ADC_QMR0 Reset: 00_H Queue Mode Register 0	Bit Field	CEV	TREV	FLUSH	CLRV	TRMD	ENTR	ENGT	
		Type	w	w	w	w	rw	rw	rw	
CE _H	ADC_QSR0 Reset: 20_H Queue Status Register 0	Bit Field	Rsv	0	EMPTY	EV	0			
		Type	r	r	rh	rh	r			
CF _H	ADC_Q0R0 Reset: 00_H Queue 0 Register 0	Bit Field	EXTR	ENSI	RF	V	0	REQCHNR		
		Type	rh	rh	rh	rh	r	rh		
D2 _H	ADC_QBUR0 Reset: 00_H Queue Backup Register 0	Bit Field	EXTR	ENSI	RF	V	0	REQCHNR		
		Type	rh	rh	rh	rh	r	rh		
D2 _H	ADC_QINR0 Reset: 00_H Queue Input Register 0	Bit Field	EXTR	ENSI	RF	0		REQCHNR		
		Type	w	w	w	r		w		

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 11 Timer 2 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
C0 _H	T2_T2CON Reset: 00 _H Timer 2 Control Register	Bit Field	TF2	EXF2	0		EXEN2	TR2	0	CP/ RL2
		Type	rw	rw	r		rw	rw	r	rw

Functional Description

Table 11 Timer 2 Register Overview (cont'd)

C1 _H	T2_T2MOD Timer 2 Mode Register	Reset: 00 _H	Bit Field	T2 REGS	T2 RHEN	EDGE SEL	PREN	T2PRE	DCEN
			Type	rw	rw	rw	rw	rw	rw
C2 _H	T2_RC2L Timer 2 Reload/Capture Register Low	Reset: 00 _H	Bit Field	RC2[7:0]					
			Type	rwh					
C3 _H	T2_RC2H Timer 2 Reload/Capture Register High	Reset: 00 _H	Bit Field	RC2[15:8]					
			Type	rwh					
C4 _H	T2_T2L Timer 2 Register Low	Reset: 00 _H	Bit Field	THL2[7:0]					
			Type	rwh					
C5 _H	T2_T2H Timer 2 Register High	Reset: 00 _H	Bit Field	THL2[15:8]					
			Type	rwh					

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 12 CCU6 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP = 0											
A3 _H	CCU6_PAGE Page Register for CCU6	Reset: 00 _H	Bit Field	OP		STNR		0	PAGE		
			Type	w		w		r	rwh		
RMAP = 0, Page 0											
9A _H	CCU6_CC63SRL Capture/Compare Shadow Register for Channel CC63 Low	Reset: 00 _H	Bit Field	CC63SL							
			Type	rw							
9B _H	CCU6_CC63SRH Capture/Compare Shadow Register for Channel CC63 High	Reset: 00 _H	Bit Field	CC63SH							
			Type	rw							
9C _H	CCU6_TCTR4L Timer Control Register 4 Low	Reset: 00 _H	Bit Field	T12 STD	T12 STR	0		DTRES	T12 RES	T12RS	T12RR
			Type	w	w	r		w	w	w	w
9D _H	CCU6_TCTR4H Timer Control Register 4 High	Reset: 00 _H	Bit Field	T13 STD	T13 STR	0			T13 RES	T13RS	T13RR
			Type	w	w	r			w	w	w
9E _H	CCU6_MCMOUTSL Multi-Channel Mode Output Shadow Register Low	Reset: 00 _H	Bit Field	STRM CM	0		MCMPS				
			Type	w	r	rw					
9F _H	CCU6_MCMOUTSH Multi-Channel Mode Output Shadow Register High	Reset: 00 _H	Bit Field	STRHP	0		CURHS		EXPHS		
			Type	w	r	rw		rw			
A4 _H	CCU6_ISRIL Capture/Compare Interrupt Status Reset Register Low	Reset: 00 _H	Bit Field	RT12P M	RT12O M	RCC62 F	RCC62 R	RCC61 F	RCC61 R	RCC60 F	RCC60 R
			Type	w	w	w	w	w	w	w	w
A5 _H	CCU6_ISRH Capture/Compare Interrupt Status Reset Register High	Reset: 00 _H	Bit Field	RSTR	RIDLE	RWHE	RCHE	0	RTRPF	RT13 PM	RT13 CM
			Type	w	w	w	w	r	w	w	w
A6 _H	CCU6_CMPMODIFL Compare State Modification Register Low	Reset: 00 _H	Bit Field	0	MCC63 S	0		MCC62 S	MCC61 S	MCC60 S	
			Type	r	w	r		w	w	w	
A7 _H	CCU6_CMPMODIFH Compare State Modification Register High	Reset: 00 _H	Bit Field	0	MCC63 R	0		MCC62 R	MCC61 R	MCC60 R	
			Type	r	w	r		w	w	w	
FA _H	CCU6_CC60SRL Capture/Compare Shadow Register for Channel CC60 Low	Reset: 00 _H	Bit Field	CC60SL							
			Type	rwh							

3.3 Flash Memory

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data. It is operated from a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

Features

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- Background program and erase operations for CPU load minimization
- Support for aborting erase operation
- Minimum program width¹⁾ of 32-byte for D-Flash and 32-byte for P-Flash
- 1-sector minimum erase width
- 1-byte read access
- Flash is delivered in erased state (read all zeros)
- Operating supply voltage: $2.5\text{ V} \pm 7.5\%$
- Read access time: $3 \times t_{\text{CCLK}} = 112.5\text{ ns}^{2)}$
- Program time: $209440 / f_{\text{SYS}} = 2.6\text{ ms}^{3)}$
- Erase time: $8175360 / f_{\text{SYS}} = 102\text{ ms}^{3)}$

¹⁾ P-Flash: 32-byte wordline can only be programmed once, i.e., one gate disturb allowed.
D-Flash: 32-byte wordline can be programmed twice, i.e., two gate disturbs allowed.

²⁾ $f_{\text{SYS}} = 80\text{ MHz} \pm 7.5\%$ ($f_{\text{CCLK}} = 26.7\text{ MHz} \pm 7.5\%$) is the maximum frequency range for Flash read access.

³⁾ $f_{\text{SYS}} = 80\text{ MHz} \pm 7.5\%$ is the only frequency range for Flash programming and erasing. f_{SYSmin} is used for obtaining the worst case timing.

Functional Description

3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt requests. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the XC866 interrupt system provides extended interrupt support capabilities such as the mapping of each interrupt vector to several interrupt sources to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

3.4.1 Interrupt Source

Figure 13 to **Figure 17** give a general overview of the interrupt sources and illustrates the request and control flags.




Figure 13 Non-Maskable Interrupt Request Sources

Functional Description




Figure 18 General Structure of Bidirectional Port

Functional Description

The clock system provides three ways to generate the system clock:

PLL Base Mode

The system clock is derived from the VCO base (free running) frequency clock divided by the K factor.

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$

Prescaler Mode (VCO Bypass Operation)

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$

PLL Mode

The system clock is derived from the oscillator clock, multiplied by the N factor, and divided by the P and K factors. Both VCO bypass and PLL bypass must be inactive for this PLL mode. The PLL mode is used during normal system operation.

$$f_{SYS} = f_{OSC} \times \frac{N}{P \times K}$$

Table 20 shows the settings of bits OSCDISC and VCOBYP for different clock mode selection.

Table 20 Clock Mode Selection

OSCDISC	VCOBYP	Clock Working Modes
0	0	PLL Mode
0	1	Prescaler Mode
1	0	PLL Base Mode
1	1	PLL Base Mode

Note: When oscillator clock is disconnected from PLL, the clock mode is PLL Base mode regardless of the setting of VCOBYP bit.

System Frequency Selection

For the SAA-XC866, the values of P and K are fixed to “1” and “2”, respectively. In order to obtain the required system frequency, f_{SYS} , the value of N can be selected by bit NDIV for different oscillator inputs. **Table 21** provides examples on how $f_{SYS} = 80$ MHz can be obtained for the different oscillator sources.

Functional Description




Figure 24 External Oscillator Circuitries

Note: For crystal operation, it is strongly recommended to measure the negative resistance in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the minimum and maximum values of the negative resistance specified by the crystal supplier.

Functional Description

3.11.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

$$\text{Mode 1, 3 baud rate} = \frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})} \quad [3.1]$$

3.12 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 29**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock f_{MOD} that is 1/n of the input clock f_{DIV} , where n is defined by 256 - STEP.

The output frequency in normal divider mode is derived as follows:

$$f_{\text{MOD}} = f_{\text{DIV}} \times \frac{1}{256 - \text{STEP}} \quad [3.2]$$

Functional Description

3.17 Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

Timer T12 Features:

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- Generation of center-aligned and edge-aligned PWM
- Supports single-shot mode
- Supports many interrupt request sources
- Hysteresis-like control mode

Timer T13 Features:

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

Additional Features:

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal ($\overline{\text{CTRAP}}$)
- Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage

Electrical Parameters

4.1.2 Absolute Maximum Rating

Maximum ratings are the extreme limits to which the SAA-XC866 can be subjected to without permanent damage.

Table 32 Absolute Maximum Rating Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Ambient temperature	T_A	-40	140	°C	under bias
Storage temperature	T_{ST}	-65	150	°C	¹⁾
Junction temperature	T_J	-40	150	°C	under bias ¹⁾
Voltage on power supply pin with respect to V_{SS}	V_{DDP}	-0.5	6	V	¹⁾
Voltage on core supply pin with respect to V_{SS}	V_{DDC}	-0.5	3.25	V	¹⁾
Voltage on any pin with respect to V_{SS}	V_{IN}	-0.5	$V_{DDP} + 0.5$ or max. 6	V	Whichever is lower ¹⁾
Input current on any pin during overload condition	I_{IN}	-10	10	mA	¹⁾
Absolute sum of all input currents during overload condition	$\Sigma I_{IN} $	–	50	mA	¹⁾

¹⁾ Not subjected to production test, verified by design/characterization.

Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ($V_{IN} > V_{DDP}$ or $V_{IN} < V_{SS}$) the voltage on V_{DDP} pin with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.




Figure 37 ADC Input Circuits

4.2.3.1 ADC Conversion Timing

Conversion time, $t_C = t_{ADC} \times (1 + r \times (3 + n + STC))$, where

$r = CTC + 2$ for $CTC = 00_B, 01_B$ or 10_B ,

$r = 32$ for $CTC = 11_B$,

CTC = Conversion Time Control (GLOBCTR.CTC),

STC = Sample Time Control (INPCR0.STC),

$n = 8$ or 10 (for 8-bit and 10-bit conversion respectively),

$t_{ADC} = 1 / f_{ADC}$