



### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	·
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	
Operating Temperature	-
Mounting Type	
Package / Case	
Supplier Device Package	
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m301n2f8vfp-u3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **1.2 Performance Overview**

Table 1.1 gives an overview of the M16C/1N group performance specification.

Item		Performance		
Number of basic instructions		91 instructions		
Shortest instru	ction execution time	62.5 ns (when f(XIN)=16MHz)		
Memory	ROM	See Table 1.2 Performance overview		
size	RAM	See Table 1.2 Performance overview		
I/O port		P0 to P5: 37 lines		
Multifunction	T1	8 bits x 1		
timer	TX, TY, TZ	8 bits x 3		
	TC	16 bits x 1		
Serial I/O (UAR	T or clock synchronous)	x 2		
A/D converter		x 12 channels		
(maximum res	olution: 10 bits)	(Expandable up to 14 channels)		
D/A converter		8 bits x 1		
CAN controller	ſ	1 channel, 2.0B active		
Watchdog time	er	15 bits x 1 (with prescaler)		
Interrupts		15 internal causes, 8 external causes, 4 software causes		
Clock generati	ng circuits	3 internal circuits		
Power supply	voltage	4.2 V to 5.5V (when f(XIN)=16MHz)		
Power consum	nption	70mW(Vcc=5.0V, f(XIN)=16MHz)		
I/O I/O withstand voltage		5V		
characteristics	Output current	5mA (10mA:LED drive port)		
Device configu	uration	CMOS silicon gate		
Package		48-pin LQFP		



# 1.5 Pin Configuration

Figure 1.3 shows pin configurations (top view) of the M16C/1N group.




Figure 1.3 Pin configuration diagram (top view)

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 CPU Registers

# 2.1 Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

# 2.2 Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

# 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

# 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

# 2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

# 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

## 2.8.2 Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

### 2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

### 2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

# 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

# 2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is set to "0" when the interrupt request is accepted.

# 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is set to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

# 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

### 2.8.10 Reserved Area

When white to this bit, write "0". When read, its content is indeterminate.

# 3. Memory

Figure 3.1 is a memory map. The address space extends the 1M bytes from address 0000016 to FFFF16. From FFFFF16 down is ROM. For example, in the M301N2M4T-XXXFP, there is 32K bytes of internal ROM from F800016 to FFFFF16. The vector table for fixed interrupts such as the reset are mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

From 0040016 up is RAM. For example, in the M301N2M4T-XXXFP, there is 1K byte of internal RAM from 0040016 to 007FF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A/D converter, serial I/O, and timers, etc. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.




Figure 3.1 Memory map

Address	Register	Symbol	After reset
004016			
004116			
004216			
004316			
004416			
004516	CAN0 wakeup interrupt control register	C01WKIC	XXXXX0002
004616	CAN0 state/error interrupt control register	C01ERRIC	XXXXX0002
004716			
004816	CANO reception successful interrupt control register	CORECIC COTRMIC	XXXXX0002
0049 <sub>16</sub> 004A <sub>16</sub>	CAN0 transmission successful interrupt control register	CUTRIMIC	XXXXX0002
004A16 004B16			
004D16			
004C18	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A/D conversion interrupt control register	ADIC	XXXXX0002
004F <sub>16</sub>			70000002
005016			
005116	UART0 transmit interrupt control register	SOTIC	XXXXX0002
005216	UART0 receive interrupt control register	SORIC	XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXX0002
005516	Timer 1 interrupt control register	T1IC	XXXXX0002
005616	Timer X interrupt control register	TXIC	XXXXX0002
005716	Timer Y interrupt control register	TYIC	XXXXX0002
005816	Timer Z interrupt control register	TZIC	XXXXX0002
005916	CNTR0 interrupt control register	CNTROIC	XXXXX0002
005A <sub>16</sub>	TCIN interrupt control register	TCINIC	XXXXX0002
005B16	Timer C interrupt control register	TCIC	XXXXX0002
005C16	INT3 interrupt control register	INT3IC	XXXXX0002
005D16 005E16	INTO interrupt control register	INTOIC INT1IC	XX00X0002 XX00X0002
005E16	INT1 interrupt control register INT2 interrupt control register	INT2IC	XX00X0002 XX00X0002
006016		111/210	AA00A0002
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16 006E16			
006E16			
000F16			
007018			
007216		+ +	
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A <sub>16</sub>			
007B <sub>16</sub>			
007C <sub>16</sub>			
007D <sub>16</sub>			
007E16			
007F <sub>16</sub>	l		

Address	Register	Symbol	After reset
00C016			XX16
00C1 <sub>16</sub>	A/D register	AD	XX16
00C216			
00C316			
00C416			
00C516			
00C616			
00C7 <sub>16</sub>			
00C816			
00C9 <sub>16</sub>			
00CA16			
00CB16			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316			
00D416	A/D control register 2	ADCON2	XXXX00002
00D516			
00D616	A/D control register 0	ADCON0	00000XXX2
00D7 <sub>16</sub>	A/D control register 1	ADCON1	0016
00D816	D/A register	DA	XX16
00D916			
00DA16			
00DB16			
00DC16	D/A control register	DACON	XXXXX0X02
00DD16			
00DE16			
00DF16			
00E016	Port P0 register	P0	XX16
00E116	Port P1 register	P1	XX16
00E216	Port P0 direction register	PD0	0016
00E316	Port P1 direction register	PD1	0016
00E416	Port P2 register	P2	XX16
00E516	Port P3 register	P3	XX16
00E616	Port P2 direction register	PD2	XXXXXX002
00E716	Port P3 direction register	PD3	0016
00E816	Port P4 register	P4	XX16
00E916	Port P5 register	P5	XX16
00EA16	Port P4 direction register	PD4	0016
00EB16	Port P5 direction register	PD5	XXXXX0002
00EC <sub>16</sub>			
00ED16			
00EE16		1	
00EF16		1	
00F016			
00F1 <sub>16</sub>		1	
00F216		I I	
00F316		1	
00F416			
UUF416			
00F516			
00F5 <sub>16</sub> 00F6 <sub>16</sub>			
00F5 <sub>16</sub> 00F6 <sub>16</sub> 00F7 <sub>16</sub>	CAN0 I/O port select register	CIOSR	XXXXXX02
00F516 00F616 00F716 00F816	CAN0 I/O port select register	CIOSR	XXXXXX02
00F516 00F616 00F716 00F816 00F916	CAN0 I/O port select register	CIOSR	XXXXXX02
00F516 00F616 00F716 00F816 00F916 00FA16	CAN0 I/O port select register	CIOSR	XXXXXXX02
00F516 00F616 00F716 00F816 00F916 00FA16 00FB16			
00F516 00F616 00F716 00F816 00F916 00FA16 00FB16 00FC16	Pull-up control register 0	PUR0	00X00002
00F516 00F616 00F716 00F816 00F916 00FA16 00FB16			

Address	Register	Symbol	After reset
010016			
010116			
010216			
010316			
010416			=
01B0 <sub>16</sub>			
01B1 <sub>16</sub>			
01B2 <sub>16</sub>			
01B3 <sub>16</sub>	Flash memory control register 4 (Note 2)	FMR4	01000002
01B4 <sub>16</sub>			00001/1/01/
01B5 <sub>16</sub>	Flash memory control register 1 (Note 2)	FMR1	0000XX0X2
01B6 <sub>16</sub> 01B7 <sub>16</sub>	Floch momon ( control register 0 (Note 2)	FMR0	XX000001
01B716 01B816	Flash memory control register 0 (Note 2)	FIVIRU	XX0000012
01B016			
01BA <sub>16</sub>			
01BA16			
01BC16			
01BD16			
01BE16		I I	
01BF16			
021516			=
021616			
021716			
021816			
021916			
021A <sub>16</sub>			
021B <sub>16</sub>			
021C <sub>16</sub>			
021D <sub>16</sub>			
021E16			
021F16		00110710	
022016	CAN0 message control register 0	COMCTLO	0016
0221 <sub>16</sub> 0222 <sub>16</sub>	CANO message control register 1	COMCTL1	0016
022216	CANO message control register 2	C0MCTL2 C0MCTL3	0016 0016
022316	CAN0 message control register 3 CAN0 message control register 4	COMCTL3 COMCTL4	0016
022516	CANO message control register 5	COMCTL5	0016
022616	CANO message control register 5	COMCTL6	0016
022716	CAN0 message control register 7	COMCTL7	0016
022816	CAN0 message control register 8	COMCTL8	0016
022916	CAN0 message control register 9	COMCTL9	0016
022A <sub>16</sub>	CANO message control register 10	COMCTL10	0016
022B16	CAN0 message control register 11	C0MCTL11	0016
022C <sub>16</sub>	CAN0 message control register 12	C0MCTL12	0016
022D <sub>16</sub>	CAN0 message control register 13	C0MCTL13	0016
022E <sub>16</sub>	CAN0 message control register 14	C0MCTL14	0016
022F16	CAN0 message control register 15	C0MCTL15	0016
023016	- CAN0 control register	COCTLR	X0000012
023116			XX0X00002
023216	- CAN0 status register	COSTR	0016
023316			X0000012
023416	- CAN0 slot status register	COSSTR	000016
023516			000016
023616	- CAN0 interrupt control register	COICR	000016
023716		<b> </b>	000016
023816	CAN0 extended ID register	COIDR	000016
023916		<b> </b>	000016
023A <sub>16</sub> 023B <sub>16</sub>	<ul> <li>CAN0 configuration register</li> </ul>	C0CONR	XX16
023B16 023C16	° °	CORECR	XX16
023C16 023D16	CAN0 receive error count register CAN0 transmit error count register	COTECR	0016 0016
023D16 023E16			UU16
023E16			
UZJE16			

Note 1: Location in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write. Note 2: These registers are available on flash memory versions only.

Address	Register	Symbol	After reset
02C016			XX16
02C1 <sub>16</sub>			XX16
02C2 <sub>16</sub>	CAN0 slot 6: Identifier / DLC		XX16
02C316			XX16
02C4 <sub>16</sub>			XX16
02C516			XX16
02C616			XX16
02C7 <sub>16</sub> 02C8 <sub>16</sub>			XX16 XX16
02C816 02C916			XX16 XX16
02C916 02CA16	CAN0 slot 6: Data Field		XX16
02CA16			XX16 XX16
02CD16			XX16
02CD16			XX16
02CE16			XX16
02CF16	CAN0 slot 6: Time Stamp		XX16
02D016			XX16
02D1 <sub>16</sub>			XX16
02D216			XX16
02D316	CAN0 slot 7: Identifier / DLC		XX16
02D4 <sub>16</sub>			XX16
02D516			XX <sub>16</sub>
02D616			XX16
02D7 <sub>16</sub>			XX16
02D816			XX16
02D9 <sub>16</sub>	CAN0 slot 7: Data Field		XX16
02DA <sub>16</sub>	of the older - Data Flora		XX16
02DB16			XX16
02DC16			XX16
02DD16			XX16
02DE16	CAN0 slot 7: Time Stamp		XX16
02DF <sub>16</sub> 02E0 <sub>16</sub>	· · · · · · · · · · · · · · · · · · ·		XX16
02E016 02E116			XX16 XX16
02E216			XX16
02E316	CAN0 slot 8: Identifier / DLC		XX16
02E416			XX16
02E516			XX16
02E616			XX16
02E7 <sub>16</sub>			XX16
02E816			XX16
02E916	CAN0 slot 8: Data Field		XX16
02EA <sub>16</sub>	CAINU SIUL O. DALA FIEIU		XX16
02EB16			XX16
02EC <sub>16</sub>			XX16
02ED16			XX16
02EE16	CAN0 slot 8: Time Stamp		XX16
02EF16			XX16
02F016			XX16
02F1 <sub>16</sub>			XX16
02F2 <sub>16</sub>	CAN0 slot 9: Identifier / DLC		XX <sub>16</sub>
02F3 <sub>16</sub>			XX <sub>16</sub>
02F4 <sub>16</sub> 02F5 <sub>16</sub>			XX <sub>16</sub>
02F516 02F616		<b> </b>	XX16 XX16
02F616 02F716			XX16 XX16
02F716 02F816			XX16 XX16
02F016 02F916			XX16 XX16
02F916 02FA16	CAN0 slot 9: Data Field		XX16 XX16
02FB16			XX16 XX16
02FC <sub>16</sub>			XX16
			XX16
02FD <sub>16</sub> 02FE <sub>16</sub>	CAN0 slot 9: Time Stamp		XX16 XX16

Address	Register	Symbol	After reset
030016			XX16
030116			XX16
030216	CAN0 slot 10: Identifier / DLC		XX16
030316			XX16
030416			XX16
030516			XX16
030616			XX16
0307 <sub>16</sub> 0308 <sub>16</sub>			XX16 XX16
030816			XX16
030916 030A16	CAN0 slot 10: Data Field		XX16
030B16			XX16
030C16			XX16
030D16			XX16
030E16			XX16
030F16	CAN0 slot 10: Time Stamp		XX16
031016			XX <sub>16</sub>
031116			XX16
031216	CAN0 slot 11: Identifier / DLC		XX16
031316			XX16
031416			XX16
031516			XX16
031616			XX16
031716			XX16
031816			XX16
031916	CAN0 slot 11: Data Field		XX16
031A <sub>16</sub>			XX16
031B <sub>16</sub>			XX16 XX16
031C <sub>16</sub> 031D <sub>16</sub>			XX16 XX16
031D16 031E16			XX16
031E16	CAN0 slot 11: Time Stamp		XX16
032016			XX16
032116			XX16
032216			XX16
032316	CAN0 slot 12: Identifier / DLC		XX16
032416			XX <sub>16</sub>
032516			XX16
032616			XX16
032716			XX16
032816			XX16
032916	CAN0 slot 12: Data Field		XX16
032A16			XX16
032B <sub>16</sub> 032C <sub>16</sub>	4		XX16 XX16
032C16 032D16			XX16 XX16
032D16 032E16			XX16 XX16
032E16	CAN0 slot 12: Time Stamp		XX16
033016			XX16
033116	1		XX16
033216			XX16
033316	CAN0 slot 13: Identifier / DLC		XX16
033416	1		XX16
033516	1		XX16
033616			XX16
033716			XX <sub>16</sub>
033816			XX16
033916	CAN0 slot 13: Data Field		XX16
033A16			XX16
033B16			XX16
033C16			XX16
033D16			XX16
033E16	CAN0 slot 13: Time Stamp		XX16
033F <sub>16</sub>	' '		XX16



# 5. Electrical Characteristics

 Table 5.1 Absolute maximum ratings

Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply voltage	Supply voltage		- 0.3 to 6.5	V
Vı	Input voltage	RESET, VREF, XIN           P00 to P07, P10 to P17, P20, P21,           P30 to P37, P40 to P47, P50 to P52, CNVss (Note 1)		- 0.3 to Vcc + 0.3	V
Vo	Output voltage	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, P50 to P52, XOUT		- 0.3 to Vcc + 0.3	V
		IVcc		- 0.3 to 2.8V	V
Pd	Power dissipatio	Power dissipation		300	mW
Topr	Operating ambie	ent temperature		- 40 to 85 (Note 2)	°C
Tstg	Storage tempera	ature		- 65 to 150	°C

Note 1: CNVss pin of flash memory version: -0.3 to 6.5 V

Note 2: When flash memory version is program/erase mode: 0 to 60 °C



Table 5.2 Recommended operating conditions
(Unless otherwise noted: Vcc = 4.2V to 5.5V, Topr = -40 to 85°C)


Sumbol	Deveneder				Standard		
Symbol	Parameter				Тур.	Max.	Unit
Vcc	Supply voltage			4.2	5.0	5.5	V
Vss	Supply voltage				0		V
Vih	HIGH input voltage	P00 to P07, P10 to P17, P20, P21, P30 P50 to P52, XIN, RESET, CNVss	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, P50 to P52, XIN, RESET, CNVss			Vcc	V
VIL	LOW input voltage	P00 to P07, P10 to P17, P20, P21, P30 P50 to P52, XIN, RESET, CNVss	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, P50 to P52, XIN, RESET, CNVss			0.2Vcc	V
IOH (peak)	HIGH peak output current	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, P50 to P52				- 10.0	mA
IOH (avg)	HIGH average output current	P00 to P07, P10 to P17, P20, P21, P30 to P37, P40 to P47, P50 to P52				- 5.0	mA
IOL (peak)	LOW peak	P00 to P07, P20, P21, P30 to P37, P40	to P47, P50 to P52			10.0	mA
	output current	P1o to P17	HIGH POWER			20.0	mA
			LOW POWER			10.0	
IOL (avg)	LOW average	P00 to P07, P20, P21, P30 to P37, P40	to P47, P50 to P52			5.0	mA
	output current	P10 to P17	HIGH POWER			10.0	mA
			LOW POWER			5.0	
f (XIN)	Main clock input	oscillation frequency (Note 3)	Vcc=4.2V to 5.5V	0		16	MHz
f (Xcin)	Subclock oscillat	ion frequency			32.768	50	kHz

Note 1: The average output current is an average value measured over 100ms.

Note 2: Keep output current as follows:

The sum of port P00 to P03, P13 to P17, P21, P34 to P37, P46, P47, P50 to P52 IoL (peak) is under 60 mA. The sum of port P00 to P03, P13 to P17, P21, P34 to P37, P46, P47, P50 to P52 IoH (peak) is under 60 mA. The sum of port P04 to P07, P10 to P12, P20, P30 to P33, P40 to P45 IoL (peak) is under 60 mA. The sum of port P04 to P07, P10 to P12, P20, P30 to P33, P40 to P45 IoH (peak) is under 60 mA.

Note 3: Relationship between main clock oscillation frequency and supply voltage is shown as below.



# Table 5.3 Electrical characteristics (1)<br/>(Unless otherwise noted: Vcc = 5V, Vss = 0V at Topr = -40 to 85°C, f(XIN) = 16MHz)

Currents al	Parameter			Measuring condition	5	Standard		
Symbol					Min.	Тур.	Max.	Unit
Vон	HIGH output		o P17,P20 to P21,	Іон = - 5 mA	3.0			v
	voltage	voltage P30 to P37,P40 to P47,P50 to P52		Іон = - 200 μА	4.7			v
Vон		HIGH output XOUT HIGH		Iон = - 1 mA	3.0			v
	voltage		LOW POWER	Iон = - 0.5 mA	3.0			v
Vон	HIGH output	Хсоит	HIGH POWER	No load		2.5		v
	voltage		LOW POWER	No load		1.6		v
Vol		P00 to P07, P20, P		IOL = 5 mA			2.0	v
	voltage	P40 to P47,P50 t	o P52	Iol = 200 μA			0.45	v
Vol	LOW output	P10 to P17	HIGH POWER	IOL = 10 mA			2.0	v
	voltage		LOW POWER	IOL = 5 mA			2.0	v
Vol	LOW output	Хоит	HIGH POWER	Іон = 1 mA			2.0	v
	voltage		LOW POWER	Іон = 0.5 mA			2.0	
Vol	LOW output	DW output XCOUT	HIGH POWER	No load		0		
	voltage		LOW POWER	No load		0		V
Vt+ -Vt-	Hysteresis	resis <u>CNTR₀,TCIN,</u> INT₀ to INT₃,CLK₀,CLK1,P4₅ RxD₀,RxD1,KI₀ to KI₃,CRX₀			0.2		0.8	V
Vt+ -Vt-	Hysteresis	RESET			0.2		1.8	V
Ін	HIGH input current	IGH input P00 to P07,P10 to P17,P20,P21,		VI = 5V			5.0	μA
lı∟	LOW input current	DW input P00 to P07,P10 to P17,P20,P21,		VI = 0V			-5.0	μA
Rpullup	Pull-up resistor	P00 to P07,P10 to P17,P20,P21, P30 to P37,P40 to P47,P50 to P52		VI = 0V	30.0	50.0	167.0	kΩ
Rfxin	Feedback resistor					1.0		MΩ
Rfxcin	Feedback XCIN resistor					15.0		MΩ
Vram	RAM retention	n voltage		When clock is stopped	2.0			V
Rosc	Oscillation fre		Mask ROM				4000	
	On-chip oscill	ator	Flash memory	1	300	600	1200	kHz


RENESAS

# Table 5.4 Electrical characteristics (2) (Unless otherwise noted: Vcc = 5V, Vss = 0V at Topr = 25°C, f(XIN) = 16MHz)

Currente e l	Deremeter	Measuring condition			5	Standard	b	Unit
Symbol	Parameter		weasur	Measuring condition			Max.	Unit
lcc		I/O pin has no		f(XIN) = 16 MHz Square wave, no division		12.0	22.0	mA
		load	Flash memory			14.0	24.0	mA
			Mask ROM	On-chip oscillator mode No division		300		μA
			Flash memory			800		μA
			Mask ROM	On-chip oscillator mode When a WAIT instruction is executed		60		μA
			Flash memory			100		μA
		f(Xcin) = 32 kHz Square wave		20		μA		
			Flash memory			450		μA
			Mask ROM	f(Xcin) = 32 kHz When a WAIT instruction is executed		2		μA
	F	Flash memory	f(Xcin) = 32 kHz When a WAIT instruction is executed		2		μA	
			Mask ROM	Topr = 25 °C when clock is stopped		0.8	3	μA
	Flash m	Flash memory			0.8	3	μA	

# Table 5.5 Power supply timing circuit characteristics

Symbol	Parameter	Macouring condition	S	Standar	d	Unit
Symbol	Parameter	Measuring condition	Min.	Min. Typ.	Max.	
td(P-R)	Timer for internal power supply stabili- zation during powering-on				2	ms
td(R-S)	Stop release time				150	μs
td(W-S)	Wait release time during low power dis- sipation mode	Vcc = 4.2 to 5.5 V			150	μs
td(M-L)	Timer for internal power supply stabili- zation when main clock oscillation starts				150	μs



# Table 5.6 Flash memory version electrical characteristics(Unless otherwise noted: Vcc = 4.2 to 5.5 V, Topr= 0 to 60°C)


Cumhal	Dorom	Deremeter		Standard				
Symbol	Symbol Parameter		Min.	Typ. (Note 1)	Max.	Unit		
-	Erase/write cycle (No	ote 2)	100 (Note 3)			cycle		
-	Word programming time			75	600	μs		
-	Block erasing time	2Kbyte block		0.2	9	s		
		8Kbyte block		0.4	9	S		
		16Kbyte block		0.7	9	S		
		32Kbyte block		1.2	9	S		
td(SR-ES)	Transition time from	erasure operation			20			
	to erase-suspend				20	ms		
-	Data retention		10			year		

Note1: Vcc=5.0V, Topr=25°C

Note2: Definition of Programming and erasure times

The Programming and erasure times are defined to be per-block erasure times. For example a case where a 2Kbyte block is programmed in 1,024 operations by writing one word at a time and erased thereafter. Performing multiple programs to the same address before an erase operation is prohibited.

Note 3: Minimum number of programming/erasure for which operation is guaranteed.



# 5.1 Timing requirements

(Unless otherwise noted: Vcc = 5V, Vss = 0V at Topr = -40 to 85°C)

### Table 5.9 XIN input

Symbol	Deremeter	Standa	ndard	Unit
Symbol	Symbol Parameter -		Max.	Unit
tc(XIN)	XIN input cycle time	62.5		ns
twH(XIN)	XIN input HIGH pulse width	30		ns
twL(XIN)	XIN input LOW pulse width	30		ns

## Table 5.10 CNTR0 input

Symbol	Parameter	Standard		Unit
Symbol	Parameter	Min.	Max.	Unit
tc(CNTR0)	CNTRo input cycle time	100		ns
twH(CNTR0)	CNTRo input HIGH pulse width	40		ns
twL(CNTR0)	CNTRo input LOW pulse width	40		ns

## Table 5.11 TCIN input

Symbol	Deremeter	Stand	ndard	Unit
Symbol	ymbol Parameter -		Max.	Unit
tc(TCIN)	TCIN input cycle time	400(Note 1)		ns
twH(TCIN)	TCIN input HIGH pulse width	200(Note 2)		ns
twL(TCIN)	TCIN input LOW pulse width	200(Note 2)		ns

Note 1: Use the greater value, either (1/digital filter clock frequency X 6) or min. value.

Note 2: Use the greater value, either (1/digital filter clock frequency X 3) or min. value.

### Table 5.12 Serial I/O

Symbol	Parameter	Star	ndard	Unit
Symbol		Min.	Max.	
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

## Table 5.13 External interrupt INTi input

Symbol	Doromotor	Standard		Unit
Symbol	Parameter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250(Note 1)		ns
tw(INL)	INTi input LOW pulse width	250(Note 2)		ns

Note 1: When the INTo input filter select bit selects the digital filter, use the INTo input HIGH pulse width to the greater value, either (1/digital filter clock frequency X 3) or min. value.

Note 2: When the INTo input filter select bit selects the digital filter, use the INTo input LOW pulse width to the greater value, either (1/digital filter clock frequency X 3) or min. value.





Figure 5.1 Port P0 to P5 measurement circuit



# **Package Dimension**





# **REVISION HISTORY**

# M16C/1N Group Data Sheet

Rev.         Date         Description           Page         Summary           1.00         Oct 20, 2004         -           First edition issued (Renesas Technology version)         Image: Comparison of the second sec	

# Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- Notes regarding these materials
  These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. van an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical errors.
  Renesas Technology Corp. assumes no responsibility for any damage, ilability, or other loss rising from these inaccuracies or errors.
  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actual system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage or manufactured
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com