



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	12V1
Core Size	16-Bit
Speed	25MHz
Connectivity	CANbus, IrDA, LINbus, SCI, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9s12g128aclfr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



	Function <lowestpriorityhighest></lowestpriorityhighest>					Power	Internal Pull Resistor	
Package Pin	Pin	2nd Func.	3rd Func.	4th Func	5th Func	Supply	CTRL	Reset State
1	PJ6	KWJ6	—	_	_	V _{DDX}	PERJ/PPSJ	Up
2	PJ5	KWJ5	_	_	_	V _{DDX}	PERJ/PPSJ	Up
3	PJ4	KWJ4	—	_	_	V _{DDX}	PERJ/PPSJ	Up
4	RESET	_	—	—	_	V _{DDX}	PULLUP	
5	VDDX	_	—	_	_	—	_	_
6	VDDR	_	—	—	_	—	_	—
7	VSSX	_	—	—	_	—	_	—
8	PE0 ¹	EXTAL	—	—	—	V _{DDX}	PUCR/PDPEE	Down
9	VSS	_	—	—	_	—	_	—
10	PE1 ¹	XTAL	—	—	_	V _{DDX}	PUCR/PDPEE	Down
11	TEST	_	_	_	_	N.A.	RESET pin	Down
12	PJ0	KWJ0	MISO1	—	_	V _{DDX}	PERJ/PPSJ	Up
13	PJ1	KWJ1	MOSI1	—	_	V _{DDX}	PERJ/PPSJ	Up
14	PJ2	KWJ2	SCK1	—	—	V _{DDX}	PERJ/PPSJ	Up
15	PJ3	KWJ3	SS1	—	—	V _{DDX}	PERJ/PPSJ	Up
16	BKGD	MODC	—	—	_	V _{DDX}	PUCR/BKPUE	Up
17	PP0	KWP0	ETRIG0	API_EXTCLK	PWM0	V _{DDX}	PERP/PPSP	Disabled
18	PP1	KWP1	ETRIG1	ECLKX2	PWM1	V _{DDX}	PERP/PPSP	Disabled
19	PP2	KWP2	ETRIG2	PWM2	_	V _{DDX}	PERP/PPSP	Disabled
20	PP3	KWP3	ETRIG3	PWM3	_	V _{DDX}	PERP/PPSP	Disabled
21	PP4	KWP4	PWM4	_	_	V _{DDX}	PERP/PPSP	Disabled
22	PP5	KWP5	PWM5	_	_	V _{DDX}	PERP/PPSP	Disabled
23	PP6	KWP6	—	_	_	V _{DDX}	PERP/PPSP	Disabled
24	PP7	KWP7	—	_		V _{DDX}	PERP/PPSP	Disabled
25	PT7		—	_		V _{DDX}	PERT/PPST	Disabled
26	PT6		—	_	_	V _{DDX}	PERT/PPST	Disabled
27	PT5	IOC5	_	_	_	V _{DDX}	PERT/PPST	Disabled

Table 1-17. 64-Pin LQFP Pinout for S12G48 and S12G64



	Function <lowestpriorityhighest></lowestpriorityhighest>				Power	Internal Pull Resistor	
Package Pin	Pin	2nd Func.	3rd Func.	4th Func.	Supply	CTRL	Reset State
86	PS4	MISO0	_	_	V _{DDX}	PERS/PPSS	Up
87	PS5	MOSI0	_	_	V _{DDX}	PERS/PPSS	Up
88	PS6	SCK0	_		V _{DDX}	PERS/PPSS	Up
89	PS7	API_EXTCLK	SS0		V _{DDX}	PERS/PPSS	Up
90	VSSX2	—	_	_	—	_	_
91	VDDX2	_	_	_	_	_	_
92	PM0	RXCAN	_	_	V _{DDX}	PERM/PPSM	Disabled
93	PM1	TXCAN	_	_	V _{DDX}	PERM/PPSM	Disabled
94	PD4	_	_	_	V _{DDX}	PUCR/PUPDE	Disabled
95	PD5	_	_	_	V _{DDX}	PUCR/PUPDE	Disabled
96	PD6	—	_	_	V _{DDX}	PUCR/PUPDE	Disabled
97	PD7	—	_	—	V _{DDX}	PUCR/PUPDE	Disabled
98	PM2	RXD2	_	_	V _{DDX}	PERM/PPSM	Disabled
99	PM3	TXD2	_	_	V _{DDX}	PERM/PPSM	Disabled
100	PJ7	KWJ7	SS2	_	V _{DDX}	PERJ/PPSJ	Up

Table 1-28	100-Pin I OFP	Pinout for S12G192	and S12G240
		I INDUCTION OTEGINDE	

¹ The regular I/O characteristics (see Section A.2, "I/O Characteristics") apply if the EXTAL/XTAL function is disabled





Table 2-40. PTS Register Field Descriptions

Field	Description
7-0 PTS	Port S general-purpose input/output data —Data Register When not used with an alternative signal, the associated pin can be used as general-purpose I/O. In general-purpose output mode the port data register bit value is driven to the pin. If the associated data direction bit is set to 1, a read returns the value of the port data register bit, otherwise the buffered pin input state is read.

2.4.3.21 Port S Input Register (PTIS)



Table 2-41. PTIS Register Field Descriptions

Field	Description
7-0	Port S input data—
PTIS	A read always returns the buffered input state of the associated pin. It can be used to detect overload or short circuit conditions on output pins.

2.4.3.22 Port S Data Direction Register (DDRS)

Access: User read/write1 Address 0x024A 7 6 5 3 2 0 4 1 R DDRS7 DDRS6 DDRS5 DDRS2 DDRS1 DDRS0 DDRS4 DDRS3 W 0 0 0 0 0 0 0 0 Reset Figure 2-23. Port S Data Direction Register (DDRS)

¹ Read: Anytime Write: Anytime



Read: Anytime

Write: Never

Table 8-12. DBGCNT Field Descriptions

Field	Description
7 TBF	Trace Buffer Full — The TBF bit indicates that the trace buffer has stored 64 or more lines of data since it was last armed. If this bit is set, then all 64 lines will be valid data, regardless of the value of DBGCNT bits. The TBF bit is cleared when ARM in DBGC1 is written to a one. The TBF is cleared by the power on reset initialization. Other system generated resets have no affect on this bit This bit is also visible at DBGSR[7]
5–0 CNT[5:0]	Count Value — The CNT bits indicate the number of valid data 20-bit data lines stored in the Trace Buffer. Table 8-13 shows the correlation between the CNT bits and the number of valid data lines in the Trace Buffer. When the CNT rolls over to zero, the TBF bit in DBGSR is set and incrementing of CNT will continue in end-trigger mode. The DBGCNT register is cleared when ARM in DBGC1 is written to a one. The DBGCNT register is cleared by power-on-reset initialization but is not cleared by other system resets. Thus should a reset occur during a debug session, the DBGCNT register still indicates after the reset, the number of valid trace buffer entries stored before the reset occurred. The DBGCNT register is not decremented when reading from the trace buffer.

TBF	CNT[5:0]	Description
0	000000	No data valid
0	000001 000010 000100 000110 111111	1 line valid 2 lines valid 4 lines valid 6 lines valid 63 lines valid
1	000000	64 lines valid; if using Begin trigger alignment, ARM bit will be cleared and the tracing session ends.
1	000001 111110	64 lines valid, oldest data has been overwritten by most recent data

Table 8-13. CNT Decoding Table

8.3.2.7 Debug State Control Registers

There is a dedicated control register for each of the state sequencer states 1 to 3 that determines if transitions from that state are allowed, depending upon comparator matches or tag hits, and defines the next state for the state sequencer following a match. The three debug state control registers are located at the same address in the register address map (0x0027). Each register can be accessed using the COMRV bits in DBGC1 to blend in the required register. The COMRV = 11 value blends in the match flag register (DBGMFR).

Table 8-14	. State	Control	Register	Access	Encoding
------------	---------	---------	----------	--------	----------

COMRV	Visible State Control Register
00	DBGSCR1





- 4. Clear all flags in the CPMUFLG register to be able to detect any future status bit change.
- 5. Optionally status interrupts can be enabled (CPMUINT register).

Loosing PLL lock status (LOCK=0) means loosing the oscillator status information as well (UPOSC=0).

The impact of loosing the oscillator status (UPOSC=0) in PEE mode is as follows:

- The PLLCLK is derived from the VCO clock (with its actual frequency) divided by four until the PLL locks again.
- The OSCCLK provided to the MSCAN module is off.

Application software needs to be prepared to deal with the impact of loosing the oscillator status at any time.

10.4.6.3 PLL Bypassed External Mode (PBE)

In this mode, the Bus Clock is based on the external oscillator clock. The reference clock for the PLL is based on the external oscillator.

The clock sources for COP and RTI can be based on the internal reference clock generator or on the external oscillator clock or the RC-Oscillator (ACLK).

This mode can be entered from default mode PEI by performing the following steps:

- 1. Make sure the PLL configuration is valid.
- 2. Enable the external oscillator (OSCE bit)
- 3. Wait for the oscillator to start-up and the PLL being locked (LOCK = 1) and (UPOSC = 1).
- 4. Clear all flags in the CPMUFLG register to be able to detect any status bit change.
- 5. Optionally status interrupts can be enabled (CPMUINT register).
- 6. Select the Oscillator Clock (OSCCLK) as Bus Clock (PLLSEL=0)

Loosing PLL lock status (LOCK=0) means loosing the oscillator status information as well (UPOSC=0).

The impact of loosing the oscillator status (UPOSC=0) in PBE mode is as follows:

- PLLSEL is set automatically and the Bus Clock is switched back to the PLLCLK.
- The PLLCLK is derived from the VCO clock (with its actual frequency) divided by four until the PLL locks again.
- The OSCCLK provided to the MSCAN module is off.

Application software needs to be prepared to deal with the impact of loosing the oscillator status at any time.



S12 Clock, Reset and Power Management Unit (S12CPMU)



11.3.2.7 ATD Status Register 0 (ATDSTAT0)

This register contains the Sequence Complete Flag, overrun flags for external trigger and FIFO mode, and the conversion counter.

Module Base + 0x0006



Figure 11-9. ATD Status Register 0 (ATDSTAT0)

Read: Anytime

Write: Anytime (No effect on (CC3, CC2, CC1, CC0))

	Table 11-16.	ATDSTAT0	Field De	escriptions
--	--------------	----------	----------	-------------

Field	Description
7 SCF	Sequence Complete Flag — This flag is set upon completion of a conversion sequence. If conversion sequences are continuously performed (SCAN=1), the flag is set after each one is completed. This flag is cleared when one of the following occurs: A) Write "1" to SCF B) Write to ATDCTL5 (a new conversion sequence is started) C) If AFFC=1 and a result register is read Conversion sequence has completed
5 ETORF	External Trigger Overrun Flag — While in edge sensitive mode (ETRIGLE=0), if additional active edges are detected while a conversion sequence is in process the overrun flag is set. This flag is cleared when one of the following occurs: A) Write "1" to ETORF B) Write to ATDCTL0,1,2,3,4, ATDCMPE or ATDCMPHT (a conversion sequence is aborted) C) Write to ATDCTL5 (a new conversion sequence is started) No External trigger overrun error has occurred 1 External trigger overrun error has occurred
4 FIFOR	Result Register Overrun Flag — This bit indicates that a result register has been written to before its associated conversion complete flag (CCF) has been cleared. This flag is most useful when using the FIFO mode because the flag potentially indicates that result registers are out of sync with the input channels. However, it is also practical for non-FIFO modes, and indicates that a result register has been overwritten before it has been read (i.e. the old data has been lost). This flag is cleared when one of the following occurs: A) Write "1" to FIFOR B) Write to ATDCTL0,1,2,3,4, ATDCMPE or ATDCMPHT (a conversion sequence is aborted) C) Write to ATDCTL5 (a new conversion sequence is started) No overrun has occurred 1 Overrun condition exists (result register has been written while associated CCFx flag was still set)

g-to-Digital Converter (ADC12B16CV2)

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0003	ATDCTL3	R W	DJM	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
0x0004	ATDCTL4	R W	SMP2	SMP1	SMP0	PRS[4:0]				
0x0005	ATDCTL5	R W	0	SC	SCAN	MULT	CD	сс	СВ	CA
0x0006	ATDSTAT0	R W	SCF	0	ETORF	FIFOR	CC3	CC2	CC1	CC0
0x0007	Unimple- mented	R W	0	0	0	0	0	0	0	0
0x0008	ATDCMPEH	R W		CMPE[15:8]						
0x0009	ATDCMPEL	R W				CM	PE[7:0]			
0x000A	ATDSTAT2H	R W				CC	F[15:8]			
0x000B	ATDSTAT2L	R W				CC	F[7:0]			
0x000C	ATDDIENH	R W		IEN[15:8]						
0x000D	ATDDIENL	R W		IEN[7:0]						
0x000E	ATDCMPHTH	R W		CMPHT[15:8]						
0x000F	ATDCMPHTL	R W		CMPHT[7:0]						
0x0010	ATDDR0	R W		See Section 16.3.2.12.1, "Left Justified Result Data (DJM=0)" and Section 16.3.2.12.2, "Right Justified Result Data (DJM=1)"						
0x0012	ATDDR1	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	t Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0014	ATDDR2	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	t Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0016	ATDDR3	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	it Justified Re nt Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0018	ATDDR4	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	t Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x001A	ATDDR5	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	t Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x001C	ATDDR6	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	it Justified Re nt Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x001E	ATDDR7	R W		See S and Se	ection 16.3. ection 16.3.2	.2.12.1, "Lef 2.12.2, "Rigl	t Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0020	ATDDR8	R W		See S and Se	ection 16.3. ection 16.3.2	2.12.1, "Lef 2.12.2, "Rigl	t Justified Re	esult Data (D esult Data (D	JM=0)" JM=1)"	
0x0022	ATDDR9	R W		See S and Se	ection 16.3. ection 16.3.2	2.12.1, "Lef 2.12.2, "Rigl	it Justified Re nt Justified R	esult Data (D esult Data (D	JM=0)" JM=1)"	
				= Unimpler	nented or R	eserved				

= Unimplemented or Reserved

Figure 16-2. ADC12B16C Register Summary (Sheet 2 of 3)



16.3.2.10 ATD Input Enable Register (ATDDIEN)



Read: Anytime

Write: Anytime

Table 16-19. ATDDIEN Field Descriptions

Field	Description
15–0 IEN[15:0]	 ATD Digital Input Enable on channel x (x= 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0) — This bit controls the digital input buffer from the analog input pin (ANx) to the digital data register. 0 Disable digital input buffer to ANx pin 1 Enable digital input buffer on ANx pin. Note: Setting this bit will enable the corresponding digital input buffer continuously. If this bit is set while simultaneously using it as an analog port, there is potentially increased power consumption because the digital input buffer maybe in the linear region.

16.3.2.11 ATD Compare Higher Than Register (ATDCMPHT)

Writes to this register will abort current conversion sequence.

Read: Anytime

Write: Anytime

Module Base + 0x000E



Figure 16-13. ATD Compare Higher Than Register (ATDCMPHT)

Table 16-20. ATDCMPHT Field Descriptions

Field	Description
15–0	Compare Operation Higher Than Enable for conversion number <i>n</i> (<i>n</i> = 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5,
CMPHT[15:0]	4, 3, 2, 1, 0) of a Sequence (n conversion number, NOT channel number!) — This bit selects the operator
	for comparison of conversion results.
	0 If result of conversion <i>n</i> is lower or same than compare value in ATDDR <i>n</i> , this is flagged in ATDSTAT2
	1 If result of conversion <i>n</i> is higher than compare value in ATDDR <i>n</i> , this is flagged in ATDSTAT2



cale's Scalable Controller Area Network (S12MSCANV3)

The MSCAN then schedules the message for transmission and signals the successful transmission of the buffer by setting the associated TXE flag. A transmit interrupt (see Section 18.4.7.2, "Transmit Interrupt") is generated¹ when TXEx is set and can be used to drive the application software to re-load the buffer.

If more than one buffer is scheduled for transmission when the CAN bus becomes available for arbitration, the MSCAN uses the local priority setting of the three buffers to determine the prioritization. For this purpose, every transmit buffer has an 8-bit local priority field (PRIO). The application software programs this field when the message is set up. The local priority reflects the priority of this particular message relative to the set of messages being transmitted from this node. The lowest binary value of the PRIO field is defined to be the highest priority. The internal scheduling process takes place whenever the MSCAN arbitrates for the CAN bus. This is also the case after the occurrence of a transmission error.

When a high priority message is scheduled by the application software, it may become necessary to abort a lower priority message in one of the three transmit buffers. Because messages that are already in transmission cannot be aborted, the user must request the abort by setting the corresponding abort request bit (ABTRQ) (see Section 18.3.2.9, "MSCAN Transmitter Message Abort Request Register (CANTARQ)".) The MSCAN then grants the request, if possible, by:

- 1. Setting the corresponding abort acknowledge flag (ABTAK) in the CANTAAK register.
- 2. Setting the associated TXE flag to release the buffer.
- 3. Generating a transmit interrupt. The transmit interrupt handler software can determine from the setting of the ABTAK flag whether the message was aborted (ABTAK = 1) or sent (ABTAK = 0).

18.4.2.3 Receive Structures

The received messages are stored in a five stage input FIFO. The five message buffers are alternately mapped into a single memory area (see Figure 18-39). The background receive buffer (RxBG) is exclusively associated with the MSCAN, but the foreground receive buffer (RxFG) is addressable by the CPU (see Figure 18-39). This scheme simplifies the handler software because only one address area is applicable for the receive process.

All receive buffers have a size of 15 bytes to store the CAN control bits, the identifier (standard or extended), the data contents, and a time stamp, if enabled (see Section 18.3.3, "Programmer's Model of Message Storage").

The receiver full flag (RXF) (see Section 18.3.2.5, "MSCAN Receiver Flag Register (CANRFLG)") signals the status of the foreground receive buffer. When the buffer contains a correctly received message with a matching identifier, this flag is set.

On reception, each message is checked to see whether it passes the filter (see Section 18.4.3, "Identifier Acceptance Filter") and simultaneously is written into the active RxBG. After successful reception of a valid message, the MSCAN shifts the content of RxBG into the receiver FIFO, sets the RXF flag, and generates a receive interrupt² (see Section 18.4.7.3, "Receive Interrupt") to the CPU. The user's receive handler must read the received message from the RxFG and then reset the RXF flag to acknowledge the interrupt and to release the foreground buffer. A new message, which can follow immediately after the IFS field of the CAN frame, is received into the next available RxBG. If the MSCAN receives an invalid

^{1.} The transmit interrupt occurs only if not masked. A polling scheme can be applied on TXEx also.

^{2.} The receive interrupt occurs only if not masked. A polling scheme can be applied on RXF also.





24.3 Memory Map and Registers

This section describes the memory map and registers for the Flash module. Read data from unimplemented memory space in the Flash module is undefined. Write access to unimplemented or reserved memory space in the Flash module will be ignored by the Flash module.

CAUTION

Writing to the Flash registers while a Flash command is executing (that is indicated when the value of flag CCIF reads as '0') is not allowed. If such action is attempted the write operation will not change the register value.

Writing to the Flash registers is allowed when the Flash is not busy executing commands (CCIF = 1) and during initialization right after reset, despite the value of flag CCIF in that case (refer to Section 24.6 for a complete description of the reset sequence).

Global Address (in Bytes)	Size (Bytes)	Description
0x0_0000 - 0x0_03FF	1,024	Register Space
0x0_0400 – 0x0_05FF	512	EEPROM Memory
0x0_0600 – 0x0_07FF	512	FTMRG reserved area
0x0_4000 – 0x0_7FFF	16,284	NVMRES ¹ =1 : NVM Resource area (see Figure 24-3)
0x3_8000 – 0x3_BFFF	16,384	FTMRG reserved area
0x3_C000 - 0x3_FFFF	16,384	P-Flash Memory

Table 24-2. FTMRG Memory Map

¹ See NVMRES description in Section 24.4.3

24.3.1 Module Memory Map

The S12 architecture places the P-Flash memory between global addresses 0x3_C000 and 0x3_FFFF as shown in Table 24-3. The P-Flash memory map is shown in Figure 24-2.

Global Address	Size (Bytes)	Description
0x3_C000 – 0x3_FFFF	16 K	P-Flash Block Contains Flash Configuration Field (see Table 24-4)



Address & Name		7	6	5	4	3	2	1	0
0x0003	R	0	0	0	0	0	0	0	0
FRSV0	w								
0x0004 FCNFG	R W	CCIE	0	0	IGNSF	0	0	FDFD	FSFD
0x0005	R	0	0	0	0	0	0	DEDIE	05015
FERCNFG	w							DFDIE	SFDIE
0x0006	R		0			MGBUSY	RSVD	MGSTAT1	MGSTAT0
FSTAT	w	CCIF		ACCERR	FPVIOL				
0x0007	R	0	0	0	0	0	0	DEDIE	05015
FERSTAT	w							DFDIF	SFDIF
0x0008 FPROT	R W	FPOPEN	RNV6	FPHDIS	FPHS1	FPHS0	RNV2	RNV1	RNV0
0x0009	R	DRODEN	0	0	0004	DDOO	DDOO	DD01	DDOO
EEPROT	w	DPOPEN			DP54	DP53	DP52	DIST	0130
0x000A FCCOBHI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x000B FCCOBLO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x000C	R	0	0	0	0	0	0	0	0
FRSV1	w								
0x000D	R	0	0	0	0	0	0	0	0
FRSV2	w								
0x000E	R	0	0	0	0	0	0	0	0
FRSV3	w								
0x000F	R	0	0	0	0	0	0	0	0
FRSV4	w								
0x0010	R	NV7	NV6	NV5	NV4	NV3	NV2	NV1	NV0
FOPT	w								

Figure 24-4. FTMRG16K1 Register Summary (continued)



24.4.4.3 Valid Flash Module Commands

Table 24-25 present the valid Flash commands, as enabled by the combination of the functional MCU mode (Normal SingleChip NS, Special Singlechip SS) with the MCU security state (Unsecured, Secured).

Special Singlechip mode is selected by input mmc_ss_mode_ts2 asserted. MCU Secured state is selected by input mmc_secure input asserted.

FOMD	0	Unse	cured	Secured	
FCMD	Command		SS ²	NS ³	SS ⁴
0x01	Erase Verify All Blocks	*	*	*	*
0x02	Erase Verify Block	*	*	*	*
0x03	Erase Verify P-Flash Section	*	*	*	
0x04	Read Once	*	*	*	
0x06	Program P-Flash	*	*	*	
0x07	Program Once	*	*	*	
0x08	Erase All Blocks		*		*
0x09	Erase Flash Block	*	*	*	
0x0A	Erase P-Flash Sector	*	*	*	
0x0B	Unsecure Flash		*		*
0x0C	Verify Backdoor Access Key	*		*	
0x0D	Set User Margin Level	*	*	*	
0x0E	Set Field Margin Level		*		
0x10	Erase Verify EEPROM Section	*	*	*	
0x11	Program EEPROM	*	*	*	
0x12	Erase EEPROM Sector	*	*	*	

Table 24-25. Flash Commands by Mode and Security State

¹ Unsecured Normal Single Chip mode

² Unsecured Special Single Chip mode.

³ Secured Normal Single Chip mode.

⁴ Secured Special Single Chip mode.

24.4.4.4 P-Flash Commands

Table 24-26 summarizes the valid P-Flash commands along with the effects of the commands on the P-Flash block and other resources within the Flash module.

FCMD	Command	Function on P-Flash Memory
0x01	Erase Verify All Blocks	Verify that all P-Flash (and EEPROM) blocks are erased.

Table 24-26. P-Flash Commands

Register	Error Bit	Error Condition				
		Set if CCOBIX[2:0] != 101 at command launch				
	ACCERR	Set if command not available in current mode (see Table 24-25)				
	ACCENN	Set if an invalid phrase index is supplied				
FSTAT		Set if the requested phrase has already been programmed ¹				
	FPVIOL	None				
	MGSTAT1	Set if any errors have been encountered during the verify operation				
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation				

Table 24-41.	Program	Once	Command	Error	Handling
--------------	---------	------	---------	-------	----------

24.4.6.7 Erase All Blocks Command

The Erase All Blocks operation will erase the entire P-Flash and EEPROM memory space.

Table 24-42. Erase All Blocks Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters			
000	0x08	Not required		

Upon clearing CCIF to launch the Erase All Blocks command, the Memory Controller will erase the entire Flash memory space and verify that it is erased. If the Memory Controller verifies that the entire Flash memory space was properly erased, security will be released. During the execution of this command (CCIF=0) the user must not write to any Flash module register. The CCIF flag will set after the Erase All Blocks operation has completed.

Table 24-43. Erase All Blocks	Command Error Handling

Register	Error Bit	Error Condition		
ACCERR		Set if CCOBIX[2:0] != 000 at command launch		
	Set if command not available in current mode (see Table 24-25)			
FSTAT	FPVIOL	Set if any area of the P-Flash or EEPROM memory is protected		
MGSTAT1 MGSTAT0	Set if any errors have been encountered during the verify operation ¹			
	MGSTAT0	Set if any non-correctable errors have been encountered during the verify operation ¹		

¹ As found in the memory map for FTMRG32K1.

24.4.6.8 Erase Flash Block Command

The Erase Flash Block operation will erase all addresses in a P-Flash or EEPROM block.

48 KByte Flash Module (S12FTMRG48K1V1)



26.3.2.5 Flash Configuration Register (FCNFG)

The FCNFG register enables the Flash command complete interrupt and forces ECC faults on Flash array read access from the CPU.



Figure 26-9. Flash Configuration Register (FCNFG)

CCIE, IGNSF, FDFD, and FSFD bits are readable and writable while remaining bits read 0 and are not writable.

Field	Description
7 CCIE	Command Complete Interrupt Enable — The CCIE bit controls interrupt generation when a Flash command has completed.0 Command complete interrupt disabled1 An interrupt will be requested whenever the CCIF flag in the FSTAT register is set (see Section 26.3.2.7)
4 IGNSF	 Ignore Single Bit Fault — The IGNSF controls single bit fault reporting in the FERSTAT register (see Section 26.3.2.8). 0 All single bit faults detected during array reads are reported 1 Single bit faults detected during array reads are not reported and the single bit fault interrupt will not be generated
1 FDFD	 Force Double Bit Fault Detect — The FDFD bit allows the user to simulate a double bit fault during Flash array read operations and check the associated interrupt routine. The FDFD bit is cleared by writing a 0 to FDFD. 0 Flash array read operations will set the DFDIF flag in the FERSTAT register only if a double bit fault is detected 1 Any Flash array read operation will force the DFDIF flag in the FERSTAT register to be set (see Section 26.3.2.7) and an interrupt will be generated as long as the DFDIE interrupt enable in the FERCNFG register is set (see Section 26.3.2.6)
0 FSFD	 Force Single Bit Fault Detect — The FSFD bit allows the user to simulate a single bit fault during Flash array read operations and check the associated interrupt routine. The FSFD bit is cleared by writing a 0 to FSFD. 0 Flash array read operations will set the SFDIF flag in the FERSTAT register only if a single bit fault is detected 1 Flash array read operation will force the SFDIF flag in the FERSTAT register to be set (see Section 26.3.2.7) and an interrupt will be generated as long as the SFDIE interrupt enable in the FERCNFG register is set (see Section 26.3.2.6)

Table 26-13. FCNFG Field Descriptions

26.3.2.6 Flash Error Configuration Register (FERCNFG)

The FERCNFG register enables the Flash error interrupts for the FERSTAT flags.



 Table 26-36. Erase Verify P-Flash Section Command FCCOB Requirements

CCOBIX[2:0]	FCCOB Parameters		
000	0x03	Global address [17:16] of a P-Flash block	
001	Global address [15:0] of the first phrase to be verified		
010	Number of phras	ses to be verified	

Upon clearing CCIF to launch the Erase Verify P-Flash Section command, the Memory Controller will verify the selected section of Flash memory is erased. The CCIF flag will set after the Erase Verify P-Flash Section operation has completed. If the section is not erased, it means blank check failed, both MGSTAT bits will be set.

Table 26-37. Erase Verify P-Flash Section Command Error Handling

Register	Error Bit	Error Condition		
		Set if CCOBIX[2:0] != 010 at command launch		
		Set if command not available in current mode (see Table 26-27)		
	ACCERR	Set if an invalid global address [17:0] is supplied see Table 26-3)		
FSTAT		Set if a misaligned phrase address is supplied (global address [2:0] != 000)		
		Set if the requested section crosses a the P-Flash address boundary		
	FPVIOL	None		
	MGSTAT1	Set if any errors have been encountered during the read or if blank check failed.		
	MGSTAT0	Set if any non-correctable errors have been encountered during the read or if blank check failed.		

26.4.6.4 Read Once Command

The Read Once command provides read access to a reserved 64 byte field (8 phrases) located in the nonvolatile information register of P-Flash. The Read Once field is programmed using the Program Once command described in Section 26.4.6.6. The Read Once command must not be executed from the Flash block containing the Program Once reserved field to avoid code runaway.

CCOBIX[2:0]	FCCOB Parameters		
000	0x04	Not Required	
001	Read Once phrase index (0x0000 - 0x0007)		
010	Read Once word 0 value		
011	Read Once word 1 value		
100	Read Once word 2 value		
101	Read Once word 3 value		





Offset Module Base + 0x0005



All assigned bits in the FERCNFG register are readable and writable.

Table 28-14. FERCNFG Field Descriptions

Field	Description
1 DFDIE	 Double Bit Fault Detect Interrupt Enable — The DFDIE bit controls interrupt generation when a double bit fault is detected during a Flash block read operation. 0 DFDIF interrupt disabled 1 An interrupt will be requested whenever the DFDIF flag is set (see Section 28.3.2.8)
0 SFDIE	 Single Bit Fault Detect Interrupt Enable — The SFDIE bit controls interrupt generation when a single bit fault is detected during a Flash block read operation. 0 SFDIF interrupt disabled whenever the SFDIF flag is set (see Section 28.3.2.8) 1 An interrupt will be requested whenever the SFDIF flag is set (see Section 28.3.2.8)

28.3.2.7 Flash Status Register (FSTAT)

The FSTAT register reports the operational status of the Flash module.

Offset Module Base + 0x0006



Figure 28-11. Flash Status Register (FSTAT)

¹ Reset value can deviate from the value shown if a double bit fault is detected during the reset sequence (see Section 28.6).

CCIF, ACCERR, and FPVIOL bits are readable and writable, MGBUSY and MGSTAT bits are readable but not writable, while remaining bits read 0 and are not writable.

BUSCLK Frequency (MHz)		FDIV[5:0]		BUSCLK (M	FDIV[5:0]	
MIN ¹	MAX ²			MIN ¹	MAX ²	
1.0	1.6	0x00		16.6	17.6	0x10
1.6	2.6	0x01		17.6	18.6	0x11
2.6	3.6	0x02		18.6	19.6	0x12
3.6	4.6	0x03		19.6	20.6	0x13
4.6	5.6	0x04		20.6	21.6	0x14
5.6	6.6	0x05		21.6	22.6	0x15
6.6	7.6	0x06		22.6	23.6	0x16
7.6	8.6	0x07		23.6	24.6	0x17
8.6	9.6	0x08		24.6	25.6	0x18
9.6	10.6	0x09				
10.6	11.6	0x0A				
11.6	12.6	0x0B				
12.6	13.6	0x0C				
13.6	14.6	0x0D				
14.6	15.6	0x0E				
15.6	16.6	0x0F				

Table 30-8. FDIV values for various BUSCLK Frequencies

¹ BUSCLK is Greater Than this value.

² BUSCLK is Less Than or Equal to this value.

30.3.2.2 Flash Security Register (FSEC)

The FSEC register holds all bits associated with the security of the MCU and Flash module.

Offset Module Base + 0x0001



Figure 30-6. Flash Security Register (FSEC)

¹ Loaded from IFR Flash configuration field, during reset sequence.

All bits in the FSEC register are readable but not writable.

During the reset sequence, the FSEC register is loaded with the contents of the Flash security byte in the Flash configuration field at global address $0x_3$ _FF0F located in P-Flash memory (see Table 30-4) as



Table 31-25. FOPT	Field Descriptions
-------------------	--------------------

Field	Description
7–0 NV[7:0]	Nonvolatile Bits — The NV[7:0] bits are available as nonvolatile bits. Refer to the device user guide for proper use of the NV bits.

31.3.2.17 Flash Reserved5 Register (FRSV5)

This Flash register is reserved for factory testing.



All bits in the FRSV5 register read 0 and are not writable.

31.3.2.18 Flash Reserved6 Register (FRSV6)

This Flash register is reserved for factory testing.



Figure 31-24. Flash Reserved6 Register (FRSV6)

All bits in the FRSV6 register read 0 and are not writable.

31.3.2.19 Flash Reserved7 Register (FRSV7)

This Flash register is reserved for factory testing.