

Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	EE PLD
Delay Time tpd(1) Max	15 ns
Voltage Supply - Internal	4.75V ~ 5.25V
Number of Logic Elements/Blocks	-
Number of Macrocells	10
Number of Gates	-
Number of I/O	10
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	28-PLCC (11.51x11.51)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf750c-15jc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





2. Pin Configurations

Pin	Function
CLK	Clock
IN	Logic Inputs
I/O	Bi-directional Buffers
GND	Ground
VCC	+5V Supply

2.1 DIP/SOIC/TSSOP 2.2 PLCC/LCC

)	
CLK/IN	1	24	⊐ vcc
IN 🗆	2	23	□ I/O
IN 🗆	3	22	□ I/O
IN 🗆	4	21	□ I/O
IN 🗆	5	20	□ I/O
IN 🗆	6	19	□ I/O
IN 🗆	7	18	□ I/O
IN 🗆	8	17	□ I/O
IN 🗆	9	16	□ I/O
IN 🗆	10	15	□ I/O
IN 🗆	11	14	□ I/O
GND 🗆	12	13	⊐ IN





3. Description

The ATF750C(L)s are twice as powerful as most other 24-pin programmable logic devices. Increased product terms, sum terms, flip-flops and output logic configurations

translate into more usable gates. High-speed logic and uniform predictable delays guarantee fast in-system performance. The ATF750C(L) is a high-performance CMOS (electrically-erasable) complex programmable logic device (CPLD) that utilizes Atmel's proven electricallyerasable technology.

Each of the ATF750C(L)'s 22 logic pins can be used as an input. Ten of these can be used as inputs, outputs or bi-directional I/O pins. Each flip-flop is individually configurable as either D- or T-type. Each flip-flop output is fed back into the array independently. This allows burying of all the sum terms and flip-flops.

There are 171 total product terms available. There are two sum terms per output, providing added flexibility. A variable format is used to assign between four to eight product terms per sum term. Much more logic can be replaced by this device than by any other 24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily implemented with logic to spare.

Product terms provide individual clocks and asynchronous resets for each flip-flop. Each flip-flop may also be individually configured to have direct input pin controlled clocking. Each output has its own enable product term. One product term provides a common synchronous preset for all flip-flops. Register preload functions are provided to simplify testing. All registers automatically reset upon power-up.

The ATF750CL is a low-power device with speeds as fast as 15 ns. The ATF750CL provides the optimum low-power CPLD solution. This device significantly reduces total system power, thereby allowing battery-powered operations.

4. Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming2.0V to +14.0V ⁽¹⁾
Programming Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
 Note: 1. Minimum voltage is -0.6V DC, which may under-

 Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

5. DC and AC Operating Conditions

All members of the family are specified to operate in either one of two voltage ranges. Parameters are specified as noted to be either 2.7V to 3.6V, $5V \pm 5\%$ or $5V \pm 10\%$.

5V Operation	Commercial -7.5, -10, -15	Industrial -10, -15	Military
Operating Temperature (Ambient)	0°C - 70°C	-40°C - +85°C	-55°C - +125°C (case)
V _{CC} Power Supply	5V ± 5%	5V ± 10%	5V ± 10%




9. Bus-friendly Pin-keeper Input and I/Os

All input and I/O pins on the ATF750C(L) have programmable "pin-keeper" circuits. If activated, when any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level.


This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Enabling or disabling of the pin-keeper circuits is controlled by the device type chosen in the logic compiler device selection menu. Please refer to the software compiler table for more details. Once the pin-keeper circuits are disabled, normal termination procedures are required for unused inputs and I/Os.

10. Input Diagram



11. I/O Diagram








12. DC Characteristics


Symbol	Parameter	Condition			Min	Тур	Max	Units
ILI	Input Load Current	$V_{IN} = -0.1 V$ to V_{CC}	$V_{IN} = -0.1V$ to $V_{CC} + 1V$				10	μA
I _{LO}	Output Leakage Current	$V_{OUT} = -0.1 V$ to V_{C}	_C + 0.1V				10	μA
			0.7.10	Com.		125	180	mA
			C-7, -10	Ind., Mil.		135	190	mA
	Power Supply	V _{CC} = Max,	0.45	Com.		125	180	mA
I _{CC}	Current, Standby	V _{IN} = Max, Outputs Open	C-15	Ind., Mil.		135	190	mA
			01.45	Com.		0.12	1	mA
	CL-15	Ind.		0.15	2	mA		
$I_{OS}^{(1)}$	Output Short Circuit Current	V _{OUT} = 0.5V	V _{OUT} = 0.5V				-120	mA
V _{IL}	Input Low Voltage	4.5 ≤V _{CC} ≤5.5V			-0.6		0.8	V
V _{IH}	Input High Voltage				2.0		V _{CC} + 0.75	V
			I _{OL} = 16 mA	Com., Ind.			0.5	V
V _{OL}	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = Min$	I _{OL} = 12 mA	Mil.			0.5	V
		I _{OL} = 24 mA	Com.			0.8	V	
V _{OH}	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = Min$	I _{OH} = -4.0 mA	'	2.4			V


Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

13. Input Test Waveforms and Measurement Levels




14. Output Test Load





15. AC Waveforms, Product Term Clock⁽¹⁾



16. AC Characteristics, Product Term Clock⁽¹⁾


		-7		-10		C/CL-15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{PD}	Input or Feedback to Non-registered Output		7.5		10		15	ns
t _{EA}	Input to Output Enable		7.5		10		15	ns
t _{ER}	Input to Output Disable		7.5		10		15	ns
t _{CO}	Clock to Output	3	7.5	4	10	5	12	ns
t _{CF}	Clock to Feedback	1	5	4	7.5	5	9	ns
t _s	Input Setup Time	3		4		8/12		ns
t _{SF}	Feedback Setup Time	3		4		7		ns
t _H	Hold Time	1		2		5		ns
t _P	Clock Period	7		11		14		ns
t _w	Clock Width	3.5		5.5		7		ns
	External Feedback 1/(t _S + t _{CO})		95		71		50/41	MHz
f _{MAX}	Internal Feedback 1/(t _{SF} + t _{CF})		125		86		62	MHz
	No Feedback 1/(t _P)		142		90		71	MHz
t _{AW}	Asynchronous Reset Width	5		10		15		ns
t _{AR}	Asynchronous Reset Recovery Time	3		10		15		ns
t _{AP}	Asynchronous Reset to Registered Output Reset		8		12		15	ns
t _{SP}	Setup Time, Synchronous Preset	4		7		8		ns
Note: 1.		1	1	1	1	1	1	1

Note: 1. See ordering information for valid part numbers.






17. AC Waveforms, Input Pin Clock⁽¹⁾



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

18. AC Characteristics, Input Pin Clock

		-	-7	-	10	C/C	L-15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
t _{PD}	Input or Feedback to Non-registered Output		7.5		10		15	ns
t _{EA}	Input to Output Enable		7.5		10		15	ns
t _{ER}	Input to Output Disable		7.5		10		15	ns
t _{COS}	Clock to Output	0	6.5	0	7	0	10	ns
t _{CFS}	Clock to Feedback	0	3.5	0	5	0	5.5	ns
t _{SS}	Input Setup Time	4		5		8/12.5		ns
t _{SFS}	Feedback Setup Time	4		5		7		ns
t _{HS}	Hold Time	0		0		0		ns
t _{PS}	Clock Period	7		10		12		ns
t _{WS}	Clock Width	3.5		5		6		ns
	External Feedback 1/(t _{SS} + t _{COS})		95		83		55/44	MHz
f _{MAXS}	Internal Feedback 1/(t _{SFS} + t _{CFS})		133		100		80	MHz
	No Feedback 1/(t _{PS})		142		100		83	MHz
t _{AW}	Asynchronous Reset Width	5		10		15		ns
t _{ARS}	Asynchronous Reset Recovery Time	5		10		15		ns
t _{AP}	Asynchronous Reset to Registered Output Reset		8		10		15	ns
t _{SPS}	Setup Time, Synchronous Preset	5		5/9		11		ns




19. Functional Logic Diagram ATF750C, Upper Half





20. Functional Logic Diagram ATF750C, Lower Half



ATF750C(L)

10

26. Software Compiler Mode Selection

 Table 26-1.
 Software Compiler Mode Selection

Device	Atmel - WinCupL Device Mnemonic	Pin-keeper
ATF750C-DIP	V750C V750CPPK	Disabled Enabled
ATF750C-PLCC	V750LCC V750CPPKLCC	Disabled Enabled

27. Third Party Programmer Support

Table 27-1.	Third Darty	Drogrommor	Support
	THILU Fally	Programmer	Support

Device	Description
ATF750C (V750)	V750 Cross-programming . JEDEC file compatible with standard V750 JEDEC file (total fuses in JEDEC file = 14394). The Programmer will automatically program "0"s into the User Rrow (UES), and disable the Pin-keeper features. The Fuse Checksum will be the same as the old ATV750/L file. This device type is recommended for customers that are directly migrating from an ATV750/L device to an ATF750C/CL device.
ATF750C (V750B)	V750B Cross-programming . JEDEC file compatible with standard V750B JEDEC file (total fuses in JEDEC file = 14435). The Programmer will automatically program "0"s into the User Row (UES), and disable the Pin-keeper feature. The Fuse Checksum will be the same as the old ATV750B/BL file. This device type is recommended for customers that are directly migrating from an ATV750B/BL device to an ATF750C/CL device.
ATF750C	Programming of User Row (UES) bits supported and Pin-keeper bit is user- programmable. (Total fuses in JEDEC file = 14504). This is the default device type and is recommended for users that have re-compiled their source design files to specifically target the ATF750C device.

Note: 1. The ATF750C has 14,504 JEDEC fuses.

28. Security Fuse Usage


A single fuse is provided to prevent unauthorized copying of the ATF750C(L) fuse patterns. Once the security fuse is programmed, all fuses will appear programmed during verify.

The security fuse should be programmed last, as its effect is immediate.



29. Preload of Registered Outputs


The ATF750C(L)'s registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A V_{IH} level on the I/O pin will force the register high; a V_{IL} will force it low, independent of the output polarity. The PRELOAD state is entered by placing a 10.25V to 10.75V signal on pin 8 on DIPs, and lead 10 on SMDs. When the clock term is pulsed high, the data on the I/O pins is placed into the register chosen by the select pin




Level Forced on Registered Output Pin during Preload Cycle	Select Pin State	Register #0 State after Cycle	Register #1 State after Cycle
V _{IH}	Low	High	Х
V _{IL}	Low	Low	х
V _{IH}	High	х	High
V _{IL}	High	Х	Low


5.50

ATF750CL SUPPLY CURRENT VS. SUPPLY VOLTAGE ($T_A = 25^{\circ}C$)







ATF750C SUPPLY CURRENT VS.




ATF750C/CL OUTPUT SOURCE CURRENT VS. SUPPLY VOLTAGE ($V_{OH} = 2.4V$)



SUPPLY CURRENT VS. FREQUENCY LOW-POWER ("L") VERSION ($T_A = 25^{\circ}C$)



ATF750C/CL OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE (V_{CC} = 5V, T_A = 25°C)









ATF750C/CL OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE (V_{oL} = 0.5V)


44


43


90














ATF750C/CL OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE ($V_{CC} = 5V$, $T_A = 25^{\circ}$ C)



ATF750C/CL INPUT CURRENT VS. INPUT VOLTAGE



ATF750C/CL INPUT CLAMP CURRENT VS. INPUT VOLTAGE ($V_{CC} = 5V$, $T_A = 35^{\circ}$ C)



t _{PD} (ns)	t _{cos} (ns)	Ext. f _{MAXS} (MHz)	Ordering Code	Package	Operation Range
10	7	83	ATF750C-10GM/883 ATF750C-10NM/883 5962-0720101MLA 5962-0720101M3A	24D3 28L 24D3 28L	Military/883 (-55°C to 125°C) Class B, Fully Compliant
15	10	55	ATF750C-15GM/883 ATF750C-15NM/883 5962-0720102MLA 5962-0720102M3A	24D3 28L 24D3 28L	

30. ATF750C(L) Military Ordering Information

Note: 1. Special order only: TSSOP package requires special thermal management.

31. ATF750C(L) Green Package Options (Pb/Halide-free/RoHS Compliant)

t _{PD} (ns)	t _{cos} (ns)	Ext. f _{MAXS} (MHz)	Ordering Code	Package	Operation Range	
		ATF750C-7JX	28J	Commercial		
7.5	7.5 6.5	95	ATF750C-7PX	24P3	(0° C to 70° C)	
		ATF750C-7SX	24S			
	10 7 83			ATF750C-10JU	28J	
10		00	ATF750C-10PU	24P3	Industrial	
10		/	7 63	ATF750C-10SU	24S	(-40° C to 85° C)
		ATF750C-10XU	24X			
15 10			ATF750CL-15JU	28J		
	44	ATF750CL-15PU	24P3	Industrial		
		ATF750CL-15SU	24S	(-40° C to 85° C)		
			ATF750CL-15XU	24X		

32. Using "C" Product for Industrial

To use commercial product for industrial ranges, down-grade one speed grade from the Industrial to the Commercial device (7 ns "X" = 10 ns "U") and de-rate power by 30%.

Package Type		
24D3	24-lead, 0.300" Wide, Non-windowed Ceramic Dual Inline Package (CerDIP)	
28J	28-lead, Plastic J-leaded Chip Carrier (PLCC)	
28L	28-pad, Non-Windowed Ceramic Leadless Chip Carrier (LCC)	
24P3	24-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)	
24S	24-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)	
24X ⁽¹⁾	24-lead, 0.173" Wide, Thin Shrink Small Outline (TSSOP)	


Note: 1. Special order only: TSSOP package requires special thermal management.






33. Packaging Information

33.1 24D3 - CerDIP



18 **ATF750C(L)**


33.2 28J - PLCC








33.3 28L - LCC




33.4 24P3 – PDIP








33.5 24S - SOIC



22 ATF750C(L)

33.6 24X – TSSOP







34. Revision History

Revision Level – Release Date History	
K – July 2007	Added military-grade devices. Added fully-green RoHS-compliant devices in select speed grades and packages.
L – November 2008	Removed commercial grade leaded package options.