



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I²C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	100
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 58x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LBGA
Supplier Device Package	144-MAPBGA (13x13)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk60fx512vmd12">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk60fx512vmd12</a>

# Table of Contents

1 Ordering parts.....	5
1.1 Determining valid orderable parts.....	5
2 Part identification.....	5
2.1 Description.....	5
2.2 Format.....	5
2.3 Fields.....	5
2.4 Example.....	6
3 Terminology and guidelines.....	6
3.1 Definitions.....	6
3.2 Examples.....	6
3.3 Typical-value conditions.....	7
3.4 Relationship between ratings and operating requirements.....	7
3.5 Guidelines for ratings and operating requirements.....	8
4 Ratings.....	8
4.1 Thermal handling ratings.....	8
4.2 Moisture handling ratings.....	9
4.3 ESD handling ratings.....	9
4.4 Voltage and current operating ratings.....	9
5 General.....	10
5.1 AC electrical characteristics.....	10
5.2 Nonswitching electrical specifications.....	10
5.2.1 Voltage and current operating requirements.....	10
5.2.2 LVD and POR operating requirements.....	11
5.2.3 Voltage and current operating behaviors.....	12
5.2.4 Power mode transition operating behaviors.....	14
5.2.5 Power consumption operating behaviors.....	15
5.2.6 EMC radiated emissions operating behaviors....	18
5.2.7 Designing with radiated emissions in mind.....	19
5.2.8 Capacitance attributes.....	19
5.3 Switching specifications.....	19
5.3.1 Device clock specifications.....	19
5.3.2 General switching specifications.....	20
5.4 Thermal specifications.....	22
5.4.1 Thermal operating requirements.....	22
5.4.2 Thermal attributes.....	22
6 Peripheral operating requirements and behaviors.....	23
6.1 Core modules.....	23
6.1.1 Debug trace timing specifications.....	23
6.1.2 JTAG electrics.....	24
6.2 System modules.....	27
6.3 Clock modules.....	27
6.3.1 MCG specifications.....	27
6.3.2 Oscillator electrical specifications.....	30
6.3.3 32 kHz oscillator electrical characteristics.....	32
6.4 Memories and memory interfaces.....	32
6.4.1 Flash (FTFE) electrical specifications.....	32
6.4.2 EzPort switching specifications.....	37
6.4.3 NFC specifications.....	38
6.4.4 Flexbus switching specifications.....	41
6.5 Security and integrity modules.....	44
6.6 Analog.....	44
6.6.1 ADC electrical specifications.....	44
6.6.2 CMP and 6-bit DAC electrical specifications.....	52
6.6.3 12-bit DAC electrical characteristics.....	54
6.6.4 Voltage reference electrical specifications.....	57
6.7 Timers.....	58
6.8 Communication interfaces.....	58
6.8.1 Ethernet switching specifications.....	58
6.8.2 USB electrical specifications.....	60
6.8.3 USB DCD electrical specifications.....	61
6.8.4 USB VREG electrical specifications.....	61
6.8.5 ULPI timing specifications.....	62
6.8.6 CAN switching specifications.....	63
6.8.7 DSPI switching specifications (limited voltage range).....	63
6.8.8 DSPI switching specifications (full voltage range).....	64
6.8.9 Inter-Integrated Circuit Interface (I2C) timing....	66
6.8.10 UART switching specifications.....	67
6.8.11 SDHC specifications.....	67
6.8.12 I2S/SAI switching specifications.....	68
6.9 Human-machine interfaces (HMI).....	75
6.9.1 TSI electrical specifications.....	75
7 Dimensions.....	76
7.1 Obtaining package dimensions.....	76
8 Pinout.....	76
8.1 Pins with active pull control after reset.....	76
8.2 K60 Signal Multiplexing and Pin Assignments.....	77
8.3 K60 pinouts.....	83



**Terminology and guidelines**

Field	Description	Values
T	Temperature range (°C)	<ul style="list-style-type: none"> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul style="list-style-type: none"> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> <li>12 = 120 MHz</li> </ul>
N	Packaging type	<ul style="list-style-type: none"> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

## 2.4 Example

This is an example part number:

MK60FN1M0VLQ12

# 3 Terminology and guidelines

## 3.1 Definitions

Key terms are defined in the following table:

Term	Definition
Rating	<p>A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:</p> <ul style="list-style-type: none"> <li><i>Operating ratings</i> apply during operation of the chip.</li> <li><i>Handling ratings</i> apply when the chip is not powered.</li> </ul> <p><b>NOTE:</b> The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.</p>
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions
Typical value	<p>A specified value for a technical characteristic that:</p> <ul style="list-style-type: none"> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the <a href="#">typical-value conditions</a> or other specified conditions</li> </ul> <p><b>NOTE:</b> Typical values are provided as design guidelines and are neither tested nor guaranteed.</p>

## 3.2 Examples

*Operating rating:*

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

*Operating requirement:*

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

*Operating behavior* that includes a *typical value*:

Symbol	Description	Min.	Typ.	Max.	Unit
$I_{WP}$	Digital I/O weak pullup/pulldown current	10	70	130	$\mu A$

## 3.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
$T_A$	Ambient temperature	25	$^{\circ}C$
$V_{DD}$	3.3 V supply voltage	3.3	V

**Table 1. Voltage and current operating requirements (continued)**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	$V_{SS}$ -to- $V_{SSA}$ differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
$V_{IH}$	Input high voltage (digital pins)				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
$V_{IL}$	Input low voltage (digital pins)	—			
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	—	$0.3 \times V_{DD}$	V	
$V_{HYS}$	Input hysteresis (digital pins)	$0.06 \times V_{DD}$	—	V	
$I_{ICDIO}$	Digital pin negative DC injection current — single pin	-5	—	mA	<b>1</b>
	• $V_{IN} < V_{SS}-0.3\text{V}$				
$I_{ICAIO}$	Analog <sup>2</sup> , EXTAL0/XTAL0, and EXTAL1/XTAL1 pin DC injection current — single pin			mA	<b>3</b>
	• $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection)	-5	—		
	• $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection)	—	+5		
$I_{ICcont}$	Contiguous pin DC injection current — regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins			mA	
	• Negative current injection	-25	—		
	• Positive current injection	—	+25		
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	<b>4</b>
$V_{RAM}$	$V_{DD}$ voltage required to retain RAM	1.2	—	V	
$V_{RFVBAT}$	$V_{BAT}$ voltage required to retain the VBAT register file	$V_{POR\_VBAT}$	—	V	

1. All 5 V tolerant digital I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  is less than  $V_{DIO\_MIN}$ , a current limiting resistor is required. If  $V_{IN}$  greater than  $V_{DIO\_MIN}$  ( $=V_{SS}-0.3\text{V}$ ) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as  $R=(V_{DIO\_MIN}-V_{IN})/I_{ICDIO}$ .
2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
3. All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{AIO\_MIN}$  or greater than  $V_{AIO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/I_{ICAIO}$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/I_{ICAIO}$ . Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
4. Open drain outputs must be pulled to VDD.

## 5.2.2 LVD and POR operating requirements

**Table 2. LVD and POR operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{POR}$	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
$V_{LVW1H}$	Low-voltage warning thresholds — high range	2.62	2.70	2.78	V	1
$V_{LVW2H}$	• Level 1 falling (LVWV=00)	2.72	2.80	2.88	V	
$V_{LVW3H}$	• Level 2 falling (LVWV=01)	2.82	2.90	2.98	V	
$V_{LVW4H}$	• Level 3 falling (LVWV=10)	2.92	3.00	3.08	V	
• Level 4 falling (LVWV=11)						
$V_{HYSH}$	Low-voltage inhibit reset/recover hysteresis — high range	—	$\pm 80$	—	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
$V_{LVW1L}$	Low-voltage warning thresholds — low range	1.74	1.80	1.86	V	1
$V_{LVW2L}$	• Level 1 falling (LVWV=00)	1.84	1.90	1.96	V	
$V_{LVW3L}$	• Level 2 falling (LVWV=01)	1.94	2.00	2.06	V	
$V_{LVW4L}$	• Level 3 falling (LVWV=10)	2.04	2.10	2.16	V	
• Level 4 falling (LVWV=11)						
$V_{HYSL}$	Low-voltage inhibit reset/recover hysteresis — low range	—	$\pm 60$	—	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
$t_{LPO}$	Internal low power oscillator period factory trimmed	900	1000	1100	$\mu s$	

1. Rising thresholds are falling threshold + hysteresis voltage

**Table 3. VBAT power operating requirements**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{POR\_VBAT}$	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

## 5.2.3 Voltage and current operating behaviors

**Table 4. Voltage and current operating behaviors**


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{OH}$	Output high voltage — high drive strength					
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OH} = -9\text{mA}$	$V_{DD} - 0.5$	—	—	V	
	• $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OH} = -3\text{mA}$	$V_{DD} - 0.5$	—	—	V	

Table continues on the next page...


**Table 4. Voltage and current operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	Output high voltage — low drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OH} = -2\text{mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OH} = -0.6\text{mA}$	$V_{DD} - 0.5$	—	—	V	
$I_{OHT}$	Output high current total for all ports	—	—	100	mA	
$I_{OHT\_io60}$	Output high current total for fast digital ports	—	—	100	mA	
$V_{OL}$	Output low voltage — high drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = 10 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = 5 \text{ mA}$	—	—	0.5	V	
	Output low voltage — low drive strength • $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ , $I_{OL} = 2 \text{ mA}$ • $1.71 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$ , $I_{OL} = 1 \text{ mA}$	—	—	0.5	V	
$I_{OLT}$	Output low current total for all ports	—	—	100	mA	
$I_{OLT\_io60}$	Output low current total for fast digital ports	—	—	100	mA	
$I_{INA}$	Input leakage current, analog pins and digital pins configured as analog inputs • $V_{SS} \leq V_{IN} \leq V_{DD}$ • All pins except EXTAL32, XTAL32, EXTAL, XTAL • EXTAL (PTA18) and XTAL (PTA19) • EXTAL32, XTAL32	—	0.002	0.5	$\mu\text{A}$	1, 2
		—	0.004	1.5	$\mu\text{A}$	
		—	0.075	10	$\mu\text{A}$	
		—	—	—	—	
$I_{IND}$	Input leakage current, digital pins • $V_{SS} \leq V_{IN} \leq V_{IL}$ • All digital pins  • $V_{IN} = V_{DD}$ • All digital pins except PTD7 • PTD7	—	0.002	0.5	$\mu\text{A}$	2, 3
		—	0.002	0.5	$\mu\text{A}$	
		—	0.004	1	$\mu\text{A}$	
		—	—	—	—	
$I_{IND}$	Input leakage current, digital pins • $V_{IL} < V_{IN} < V_{DD}$ • $V_{DD} = 3.6 \text{ V}$ • $V_{DD} = 3.0 \text{ V}$ • $V_{DD} = 2.5 \text{ V}$ • $V_{DD} = 1.7 \text{ V}$	—	18	26	$\mu\text{A}$	2, 3, 4
		—	12	19	$\mu\text{A}$	
		—	8	13	$\mu\text{A}$	
		—	3	6	$\mu\text{A}$	
		—	—	—	—	
$I_{IND}$	Input leakage current, digital pins • $V_{DD} < V_{IN} < 5.5 \text{ V}$	—	1	50	$\mu\text{A}$	2, 3
$Z_{IND}$	Input impedance examples, digital pins	—	—	48	k $\Omega$	2, 5

Table continues on the next page...



**Figure 7. Test clock input timing**



**Figure 8. Boundary scan (JTAG) timing**


**Table 15. MCG specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
	<ul style="list-style-type: none"> <li><math>f_{VCO} = 48 \text{ MHz}</math></li> <li><math>f_{VCO} = 98 \text{ MHz}</math></li> </ul>	—	150	—		
$t_{FLL\_acquire}$	FLL target frequency acquisition time	—	—	1	ms	6
PLL0,1						
$f_{PLL\_ref}$	PLL reference frequency range	8	—	16	MHz	
$f_{VCOCLK\_2x}$	VCO output frequency	180	—	360	MHz	
$f_{VCOCLK}$	PLL output frequency	90	—	180	MHz	
$f_{VCOCLK\_90}$	PLL quadrature output frequency	90	—	180	MHz	
$I_{PLL}$	PLL0 operating current	<ul style="list-style-type: none"> <li>VCO @ 184 MHz (<math>f_{osc\_hi\_1} = 32 \text{ MHz}</math>, <math>f_{PLL\_ref} = 8 \text{ MHz}</math>, VDIV multiplier = 23)</li> </ul>	—	2.8	—	mA
$I_{PLL}$	PLL0 operating current		—	4.7	—	mA
$I_{PLL}$	PLL1 operating current	<ul style="list-style-type: none"> <li>VCO @ 184 MHz (<math>f_{osc\_hi\_1} = 32 \text{ MHz}</math>, <math>f_{PLL\_ref} = 8 \text{ MHz}</math>, VDIV multiplier = 23)</li> </ul>	—	2.3	—	mA
$I_{PLL}$	PLL1 operating current		—	3.6	—	mA
$t_{PLL\_lock}$	Lock detector detection time	—	—	$100 \times 10^{-6}$ $+ 1075(1/f_{PLL\_ref})$	s	8
$J_{cyc\_PLL}$	PLL period jitter (RMS)	<ul style="list-style-type: none"> <li><math>f_{VCO} = 180 \text{ MHz}</math></li> <li><math>f_{VCO} = 360 \text{ MHz}</math></li> </ul>	—	100	—	ps
$J_{acc\_PLL}$	PLL accumulated jitter over 1 $\mu\text{s}$ (RMS)		—	75	—	ps
$J_{acc\_PLL}$	PLL accumulated jitter over 1 $\mu\text{s}$ (RMS)	<ul style="list-style-type: none"> <li><math>f_{VCO} = 180 \text{ MHz}</math></li> <li><math>f_{VCO} = 360 \text{ MHz}</math></li> </ul>	—	600	—	ps
$J_{acc\_PLL}$	PLL accumulated jitter over 1 $\mu\text{s}$ (RMS)		—	300	—	ps


1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{DCO\_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. Accumulated jitter depends on VCO frequency and VDIV.

$$T_H = (1 - \text{SCALER} / 2) \times \frac{T_{\text{NFC}}}{2}$$

For example, if SCALER is 0.2, then  $T_H = T_L = T_{\text{NFC}}/2$ .



However, if SCALER is 0.667, then  $T_L = 2/3 \times T_{\text{NFC}}$  and  $T_H = 1/3 \times T_{\text{NFC}}$ .



### NOTE

The reciprocal of SCALER must be a multiple of 0.5. For example, 1, 1.5, 2, 2.5, etc.


**Table 25. NFC specifications**

Num	Description	Min.	Max.	Unit
$t_{\text{CLS}}$	NFC_CLE setup time	$2T_H + T_L - 1$	—	ns
$t_{\text{CLH}}$	NFC_CLE hold time	$T_H + T_L - 1$	—	ns
$t_{\text{CS}}$	NFC_CEn setup time	$2T_H + T_L - 1$	—	ns
$t_{\text{CH}}$	NFC_CEn hold time	$T_H + T_L$	—	ns
$t_{\text{WP}}$	NFC_WP pulse width	$T_L - 1$	—	ns
$t_{\text{ALS}}$	NFC_ALE setup time	$2T_H + T_L$	—	ns
$t_{\text{ALH}}$	NFC_ALE hold time	$T_H + T_L$	—	ns
$t_{\text{DS}}$	Data setup time	$T_L - 1$	—	ns
$t_{\text{DH}}$	Data hold time	$T_H - 1$	—	ns
$t_{\text{WC}}$	Write cycle time	$T_H + T_L - 1$	—	ns
$t_{\text{WH}}$	NFC_WE hold time	$T_H - 1$	—	ns
$t_{\text{RR}}$	Ready to NFC_RE low	$4T_H + 3T_L + 90$	—	ns
$t_{\text{RP}}$	NFC_RE pulse width	$T_L + 1$	—	ns
$t_{\text{RC}}$	Read cycle time	$T_L + T_H - 1$	—	ns
$t_{\text{REH}}$	NFC_RE high hold time	$T_H - 1$	—	ns
$t_{\text{IS}}$	Data input setup time	11	—	ns

**Table 28. 16-bit ADC operating conditions**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
		Continuous conversions enabled, subsequent conversion time					

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
5. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).

**Figure 20. ADC input impedance equivalency diagram**

### 6.6.1.2 16-bit ADC electrical characteristics

**Table 29. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**


Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
$I_{DDA\_ADC}$	Supply current		0.215	—	1.7	mA	3
$f_{ADACK}$	ADC asynchronous clock source	<ul style="list-style-type: none"> <li>• ADLPC = 1, ADHSC = 0</li> <li>• ADLPC = 1, ADHSC = 1</li> </ul>	1.2	2.4	3.9	MHz	$t_{ADACK} = 1/f_{ADACK}$

Table continues on the next page...

**Table 29. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	<b>8</b>
$V_{TEMP25}$	Temp sensor voltage	25 °C	706	716	726	mV	<b>8</b>

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
8. ADC conversion clock < 3 MHz

**Figure 21. Typical ENOB vs. ADC\_CLK for 16-bit differential mode**




Figure 22. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

### 6.6.1.3 16-bit ADC with PGA operating conditions

Table 30. 16-bit ADC with PGA operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
V <sub>REFPGA</sub>	PGA ref voltage		V <sub>REF_OU_T</sub>	V <sub>REF_OU_T</sub>	V <sub>REF_OU_T</sub>	V	<sup>2, 3</sup>
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	—	V <sub>DDA</sub>	V	
V <sub>CM</sub>	Input Common Mode range		V <sub>SSA</sub>	—	V <sub>DDA</sub>	V	
R <sub>PGAD</sub>	Differential input impedance	Gain = 1, 2, 4, 8 Gain = 16, 32 Gain = 64	— — —	128 64 32	— — —	kΩ	IN+ to IN- <sup>4</sup>
R <sub>AS</sub>	Analog source resistance		—	100	—	Ω	<sup>5</sup>
T <sub>S</sub>	ADC sampling time		1.25	—	—	μs	<sup>6</sup>
C <sub>rate</sub>	ADC conversion rate	≤ 13 bit modes No ADC hardware averaging Continuous conversions enabled Peripheral clock = 50 MHz  16 bit modes	18.484  37.037	—	450  250	Ksps  Ksps	<sup>7</sup>  <sup>8</sup>

**Table 36. VREF full-range operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C	1.1915	1.195	1.1977	V	<a href="#">1</a>
$V_{out}$	Voltage reference output — factory trim	1.1584	—	1.2376	V	<a href="#">1</a>
$V_{out}$	Voltage reference output — user trim	1.193	—	1.197	V	<a href="#">1</a>
$V_{step}$	Voltage reference trim step	—	0.5	—	mV	<a href="#">1</a>
$V_{tdrift}$	Temperature drift (Vmax -Vmin across the full temperature range)	—	—	80	mV	<a href="#">1</a>
$I_{bg}$	Bandgap only current	—	—	80	$\mu A$	<a href="#">1</a>
$I_{hp}$	High-power buffer current	—	—	1	mA	<a href="#">1</a>
$\Delta V_{LOAD}$	Load regulation <ul style="list-style-type: none"> <li>• current = + 1.0 mA</li> <li>• current = - 1.0 mA</li> </ul>	—	2	—	mV	<a href="#">1, 2</a>
$T_{stup}$	Buffer startup time	—	—	100	$\mu s$	
$V_{vdrift}$	Voltage drift (Vmax -Vmin across the full voltage range)	—	2	—	mV	<a href="#">1</a>

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 37. VREF limited-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	50	$^{\circ}C$	

**Table 38. VREF limited-range operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	1.173	1.225	V	

## 6.7 Timers

See [General switching specifications](#).

## 6.8 Communication interfaces

## 6.8.6 CAN switching specifications

See [General switching specifications](#).


## 6.8.7 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 44. Master mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	30	MHz	
DS1	DSPI_SCK output cycle time	$2 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 2$	—	ns	<a href="#">1</a>
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 2$	—	ns	<a href="#">2</a>
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	15	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	


1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].



**Figure 30. DSPI classic SPI timing — master mode**

**Table 45. Slave mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		15	MHz
DS9	DSPI_SCK input cycle time	$4 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	14	ns

**Figure 31. DSPI classic SPI timing — slave mode**

### 6.8.8 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 46. Master mode DSPI timing (full voltage range)**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	<a href="#">1</a>
	Frequency of operation	—	15	MHz	
DS1	DSPI_SCK output cycle time	$4 \times t_{BUS}$	—	ns	

Table continues on the next page...





Figure 37. I2S/SAI timing — slave modes

### 6.8.12.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 53. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	—	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/I2S_RX_FS output valid	—	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/I2S_RX_FS output invalid	-1.0	—	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	20.5	—	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	—	ns




**Figure 38. I2S/SAI timing — master modes**

**Table 54. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)**

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	—	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output valid <ul style="list-style-type: none"> <li>• Multiple SAI Synchronous mode</li> <li>• All other modes</li> </ul>	—	24 20.6	ns
S16	I2S_TX_BCLK to I2S_TxD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TxD output valid <sup>1</sup>	—	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



**Figure 42. K60 144 LQFP Pinout Diagram**

	1	2	3	4	5	6	7	8	9	10	11	12	
A	PTD7	PTD6/ LLWU_P15	PTD5	PTD4/ LLWU_P14	PTD0/ LLWU_P12	PTC16	PTC12	PTC8	PTC4/ LLWU_P8	NC	PTC3/ LLWU_P7	PTC2	A
B	PTD12	PTD11	PTD10	PTD3	PTC19	PTC15	PTC11/ LLWU_P11	PTC7	PTD9	NC	PTC1/ LLWU_P6	PTC0	B
C	PTD15	PTD14	PTD13	PTD2/ LLWU_P13	PTC18	PTC14	PTC10	PTC6/ LLWU_P10	PTD8	NC	PTB23	PTB22	C
D	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0	PTD1	PTC17	PTC13	PTC9	PTC5/ LLWU_P9	PTB21	PTB20	PTB19	PTB18	D
E	PTE6	PTE5	PTE4/ LLWU_P2	PTE3	VDD	VDD	VDD	VDD	PTB17	PTB16	PTB11	PTB10	E
F	PTE10	PTE9	PTE8	PTE7	VDD	VSS	VSS	VDD	PTB9	PTB8	PTB7	PTB6	F
G	VOUT33	VREGIN	PTE12	PTE11	VREFH	VREFL	VSS	VSS	PTB5	PTB4	PTB3	PTB2	G
H	USB0_DP	USB0_DM	VSS	PTE28	VDDA	VSSA	VSS	VSS	PTB1	PTB0/ LLWU_P5	PTA29	PTA28	H
J	PGA2_DP/ ADC2_DP/ ADC3_DP3/ ADC0_DP1	PGA2_DM/ ADC2_DM0/ ADC3_DM3/ ADC0_DM1	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	PTE27	PTA0	PTA1	PTA6	PTA7	PTA13/ LLWU_P4	PTA27	PTA26	PTA25	J
K	PGA3_DP/ ADC2_DP3/ ADC1_DP1	PGA3_DM/ ADC3_DM0/ ADC2_DM3/ ADC1_DM1	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	PTE26	PTE25	PTA2	PTA3	PTA8	PTA12	PTA16	PTA17	PTA24	K
L	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	RTC_WAKEUP_B	VBAT	PTA4/ LLWU_P3	PTA9	PTA11	PTA14	PTA15	RESET_b	L
M	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	PTE24	NC	EXTAL32	XTAL32	PTA5	PTA10	VSS	PTA19	PTA18	M
	1	2	3	4	5	6	7	8	9	10	11	12	

Figure 43. K60 144 MAPBGA Pinout Diagram

## 9 Revision History

The following table provides a revision history for this document.

Table 59. Revision History

Rev. No.	Date	Substantial Changes
3	3/2012	Initial public release

Table continues on the next page...