



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, SD, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	95
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	16K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 53x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LBGA
Supplier Device Package	144-MAPBGA (13x13)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pk61fx512vmd12

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





reminology and guidelines

Field	Description	Values
Т	Temperature range (°C)	 V = -40 to 105 C = -40 to 85
PP	Package identifier	 LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm)
CC	Maximum CPU frequency (MHz)	• 12 = 120 MHz
N	Packaging type	 R = Tape and reel (Blank) = Trays

2.4 Example

This is an example part number:

MK60FN1M0VLQ12

3 Terminology and guidelines

3.1 Definitions

Key terms are defined in the following table:

Term	Definition
Rating	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:
	 Operating ratings apply during operation of the chip. Handling ratings apply when the chip is not powered.
	NOTE: The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions
Typical value	A specified value for a technical characteristic that:
	 Lies within the range of values specified by the operating behavior Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.



3.2 Examples

Operating rating:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	-0.3	1.2	v

Operating requirement:

Symbol	Description	Min.	Max.	Unit
V _{DD}	1.0 V core supply voltage	0.9	1.1	V

4

Operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10 AM	70	130	μA

3.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	Ο°
V _{DD}	3.3 V supply voltage	3.3	V



General

5.2.2 LVD and POR operating requirements Table 2. LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
V _{LVW1H} V _{LVW2H} V _{LVW3H} V _{LVW4H}	Low-voltage warning thresholds — high range • Level 1 falling (LVWV=00) • Level 2 falling (LVWV=01) • Level 3 falling (LVWV=10) • Level 4 falling (LVWV=11)	2.62 2.72 2.82 2.92	2.70 2.80 2.90 3.00	2.78 2.88 2.98 3.08	V V V V	1
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range		±80		mV	
V _{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
V _{LVW1L}	Low-voltage warning thresholds — low range	1.74	1.80	1.86	V	1
V _{LVW2L}		1.84	1.90	1.96	V	
V _{LVW3L}	Level 2 failing (LVVV=01)	1.94	2.00	2.06	V	
V _{LVW4L}	 Level 3 falling (LVWV=10) Level 4 falling (LVWV=11) 	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
V _{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period factory trimmed	900	1000	1100	μs	

1. Rising thresholds are falling threshold + hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR_VBAT}	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

5.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

Description	Min.	Тур.	Max.	Unit	Notes
Dutput high voltage — high drive strength					
• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA	$V_{DD} - 0.5$	—	_	V	
• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3\text{mA}$	$V_{DD} - 0.5$	—		V	
))	utput high voltage — high drive strength • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -3mA	utput high voltage — high drive strength $V_{DD} = 3.6 \text{ V}, I_{OH} = -9\text{mA}$ $V_{DD} = 0.5$ • 1.71 V $\leq V_{DD} \leq 2.7 \text{ V}, I_{OH} = -3\text{mA}$ $V_{DD} = 0.5$	utput high voltage — high drive strength $V_{DD} = 0.5$ • 2.7 V $\leq V_{DD} \leq 3.6$ V, $I_{OH} = -9mA$ $V_{DD} = 0.5$ • 1.71 V $\leq V_{DD} \leq 2.7$ V, $I_{OH} = -3mA$ $V_{DD} = 0.5$	utput high voltage — high drive strength • • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA V _{DD} - 0.5 • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -3mA V _{DD} - 0.5	Image Image <t< td=""></t<>

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Output high voltage — low drive strength			_		
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2mA	V _{DD} – 0.5	—	_	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -0.6 \text{mA}$	V _{DD} – 0.5	_		V	
I _{OHT}	Output high current total for all ports			100	mA	
I _{OHT_io60}	Output high current total for fast digital ports	—	—	100	mA	
V _{OL}	Output low voltage — high drive strength					
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 10 mA	-	_	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 5 \text{ mA}$	_		0.5	V	
	Output low voltage — low drive strength					
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2 mA	_		0.5	v	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 1 mA	_		0.5	v	
I _{OLT}	Output low current total for all ports	_	_	100	mA	
I _{OLT_io60}	Output low current total for fast digital ports	—	_	100	mA	
I _{INA}	Input leakage current, analog pins and digital pins configured as analog inputs					1, ²
	• $V_{SS} \le V_{IN} \le V_{DD}$					
	All pins except EXTAL32, XTAL32, EXTAL, XTAL	_	0.002	0.5	μA	
	• EXTAL (PTA18) and XTAL (PTA19)	-	0.004	1.5	μA	
	• EXTAL32, XTAL32	_	0.075	10	μA	
I _{IND}	Input leakage current, digital pins					2, 3
	• $V_{SS} \le V_{IN} \le V_{IL}$					
	All digital pins	_	0.002	0.5	μA	
	• VIN = VDD					
	All digital pins except PTD7	-	0.002	0.5	μA	
	• PTD7	_	0.004	1	μA	
I _{IND}	Input leakage current, digital pins					² , ³ , 4
	• V _{IL} < V _{IN} < V _{DD}					
	• V _{DD} = 3.6 V	_	18	26	μΑ	
	• V _{DD} = 3.0 V	_	12	19	μA	
	• V _{DD} = 2.5 V	_	8	13	μA	
	• V _{DD} = 1.7 V	_	3	6	μA	
I _{IND}	Input leakage current, digital pins					2, 3
	• V _{DD} < V _{IN} < 5.5 V	_	1	50	μA	
Z _{IND}	Input impedance examples, digital pins					² , 5
		_	—	48	kΩ	

Table 4. Voltage and current operating behaviors (continued)

Table continues on the next page...





5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	—	7	pF
C _{IN_D}	Input capacitance: digital pins	—	7	pF
C _{IN_D_io60}	Input capacitance: fast digital pins	—	9	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run mode)			
f _{SYS}	System and core clock	_	120	MHz	
fsys_usbfs	System and core clock when Full Speed USB in operation	20		MHz	
f _{SYS_USBHS}	System and core clock when High Speed USB in operation	60	_	MHz	
f _{ENET}	System and core clock when ethernet in operation			MHz	
	• 10 Mbps	5	—		
	• 100 Mbps	50	—		
f _{BUS}	Bus clock	_	60	MHz	
FB_CLK	FlexBus clock	_	50	MHz	
f _{FLASH}	Flash clock	_	25	MHz	
f _{LPTMR}	LPTMR clock	_	25	MHz	
	VLPR mode ¹				
f _{SYS}	System and core clock		4	MHz	

Table continues on the next page ...



Symbol	Description	Min.	Max.	Unit	Notes
t _{io50}	Port rise and fall time (high drive strength)				6
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	7	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	3	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	28	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	14	ns	—
t _{io50}	Port rise and fall time (low drive strength)				7
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	18	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	9	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	48	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	24	ns	—
t _{io60}	Port rise and fall time (high drive strength)				6
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	6	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	3	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	28	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	14	ns	—
t _{io60}	Port rise and fall time (low drive strength)				7
	Slew disabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	18	ns	—
	• $2.7 \le V_{DD} \le 3.6V$	—	6	ns	—
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	48	ns	—
	• $2.7 \le V_{DD} \le 3.6V$		24	ns	

Table 10. General switching specifications (continued)

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load
- 6. 25 pF load
- 7. 15 pF load





Figure 9. Test Access Port timing





6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

rempheral operating requirements and behaviors

6.3.1 MCG specifications Table 15. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}	Internal reference factory trimmed at	frequency (slow clock) — nominal VDD and 25 °C	-	32.768	_	kHz	
f _{ints_t}	Internal reference trimmed	frequency (slow clock) — user	31.25		39.0625	kHz	
$\Delta_{fdco_res_t}$	Resolution of trimr frequency at fixed using SCTRIM and	ned average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
$\Delta f_{dco_res_t}$	Resolution of trimr frequency at fixed using SCTRIM onl	ned average DCO output voltage and temperature — y	_	± 0.2	± 0.5	%f _{dco}	1
∆f _{dco_t}	Total deviation of t frequency over fixe range of 0–70°C	rimmed average DCO output ed voltage and temperature	_	± 4.5	_	%f _{dco}	1
f _{intf_ft}	Internal reference factory trimmed at	frequency (fast clock) — nominal VDD and 25°C	_	4	—	MHz	
f _{intf_t}	Internal reference trimmed at nomina	frequency (fast clock) — user Il VDD and 25 °C	3	—	5	MHz	
f _{loc_low}	Loss of external cl RANGE = 00	ock minimum frequency —	(3/5) x f _{ints_t}	—	—	kHz	
f _{loc_high}	Loss of external cl RANGE = 01, 10,	ock minimum frequency — or 11	(16/5) x f _{ints_t}	—	_	kHz	
		F	LL				
f _{fll_ref}	FLL reference free	uency range	31.25	—	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS=00) 640 × f _{fll_ref}	20	20.97	25	MHz	2, 3
		Mid range (DRS=01) 1280 × f _{fll_ref}	40	41.94	50	MHz	
		Mid-high range (DRS=10) 1920 × f _{fll_ref}	60	62.91	75	MHz	
		High range (DRS=11) 2560 × f _{fll_ref}	80	83.89	100	MHz	
f _{dco_t_DMX32}	DCO output frequency	Low range (DRS=00) $732 \times f_{fll_ref}$	-	23.99	-	MHz	4, 5
		Mid range (DRS=01) 1464 × f _{fll ref}	_	47.97	_	MHz	
		Mid-high range (DRS=10) $2197 \times f_{fll ref}$	_	71.99	-	MHz	-
		High range (DRS=11)	-	95.98	-	MHz	-
J _{cyc_fll}	FLL period jitter	III_IEI		180	_	ps	

Table continues on the next page...



6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm8}	Program Phrase high-voltage time	_	7.5	18	μs	
t _{hversscr}	Erase Flash Sector high-voltage time	_	13	113	ms	1
t _{hversblk128k}	Erase Flash Block high-voltage time for 128 KB	—	104	1808	ms	1
t _{hversblk256k}	Erase Flash Block high-voltage time for 256 KB		208	3616	ms	1

Table 20. NVM program/erase timing specifications

1. Maximum time based on expectations at cycling end-of-life.

6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t _{rd1blk128k}	 128 KB data flash 	_	_	0.5	ms	
t _{rd1blk256k}	256 KB program flash	_	_	1.0	ms	
	256 KB data flash					
t _{rd1sec4k}	Read 1s Section execution time (4 KB flash)	—	—	100	μs	1
t _{pgmchk}	Program Check execution time	—	—	80	μs	1
t _{rdrsrc}	Read Resource execution time	—	—	40	μs	1
t _{pgm8}	Program Phrase execution time	—	70	150	μs	
	Erase Flash Block execution time					2
t _{ersblk128k}	 128 KB data flash 	-	110	925	ms	
t _{ersblk256k}	 256 KB program flash 	_	220	1850	ms	
	256 KB data flash					
t _{ersscr}	Erase Flash Sector execution time	—	15	115	ms	2
t _{pgmsec4k}	Program Section execution time (4KB flash)	—	20	—	ms	
	Read 1s All Blocks execution time					
t _{rd1allx}	FlexNVM devices	-	_	3.4	ms	
t _{rd1alln}	Program flash only devices	_	_	3.4	ms	
t _{rdonce}	Read Once execution time	—	—	30	μs	1
t _{pgmonce}	Program Once execution time	—	70	—	μs	
t _{ersall}	Erase All Blocks execution time	—	650	5600	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	—	—	30	μs	1
	Swap Control execution time					

Table continues on the next page ...









Figure 14. Address latch cycle timing



Figure 15. Write data latch cycle timing



Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
	-	• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample ti	mes		I	I
TUE	Total unadjusted	12-bit modes	—	±4	±6.8	LSB ⁴	5
	error	 <12-bit modes 	_	±1.4	±2.1		
DNL	Differential non-	12-bit modes	—	±0.7	-1.1 to +1.9	LSB ⁴	5
		 <12-bit modes 	_	±0.2	-0.3 to 0.5		
INL	Integral non-linearity	12-bit modes	—	±1.0	-2.7 to +1.9	LSB ⁴	5
		 <12-bit modes 	_	±0.5	-0.7 to +0.5		
E _{FS}	Full-scale error	12-bit modes	—	-4	-5.4	LSB ⁴	$V_{ADIN} = V_{DDA}^5$
		<12-bit modes	_	-1.4	-1.8		
EQ	Quantization error	16-bit modes	—	-1 to 0	_	LSB ⁴	
		• ≤13-bit modes	_	-	±0.5		
ENOB	Effective number of	16-bit differential mode					6
	bits	• Avg = 32	12.8	14.5	—	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9	_	hito	
		• Avg = 4	11.4	13.1		Dits	
						bits	
SINAD	Signal-to-noise plus distortion	See ENOB	6.02 ×	KENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94	—	dB	
		16-bit single-ended mode		0.5			
		• Avg = 32		-85	_		
SFDR	Spurious free	16-bit differential mode				dB	7
	dynamic range	• Avg = 32	82	95		UD I	
					—	dB	
		16-bit single-ended mode	78	90			
		• Avg = 32					
E _{IL}	Input leakage error			$I_{ln} \times R_{AS}$		mV	I _{In} = leakage current

Table 29. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Table continues on the next page...



6.6.3.2 12-bit DAC operating behaviors Table 34. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode	_	_	150	μΑ	
I _{DDA_DACH}	Supply current — high-speed mode	_	—	700	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	_	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	—	±8	LSB	2
DNL	Differential non-linearity error — V _{DACR} > 2 V	_	—	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	_	—	±1	LSB	4
VOFFSET	Offset error	—	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 V$	60	—	90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T _{GE}	Temperature coefficient gain error	—	0.000421	_	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$)	_	—	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	—		
	• Low power (SP _{LP})	0.05	0.12	_		
СТ	Channel to channel cross talk	—	—	-80	dB	
BW	3dB bandwidth				kHz	
	 High power (SP_{HP}) 	550	_	—		
	Low power (SP _{LP})	40	_	—		

1. Settling within ±1 LSB

- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV with V_{DDA} > 2.4 V
- 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV
- V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device





Figure 26. Offset at half scale vs. temperature

6.6.4 Voltage reference electrical specifications

Table 35.	VREF full-range	operating	requirements
-----------	-----------------	-----------	--------------

Symbol	Description	Min.	Max.	Unit	Notes
V _{DDA}	Supply voltage	1.71 3.6		V	
T _A	Temperature	Operating temperature range of the device		°C	
CL	Output load capacitance	100		nF	1, 2

1. C_L must be connected to VREF_OUT if the VREF_OUT functionality is being used for either an internal or external reference.

 The load capacitance should not exceed +/-25% of the nominal specified C_L value over the operating temperature range of the device.



6.8.1 Ethernet switching specifications

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface.

6.8.1.1 MII signal switching specifications

The following timing specs meet the requirements for MII style interfaces for a range of transceiver devices.

Symbol	Description	Min.	Max.	Unit
—	RXCLK frequency	—	25	MHz
MII1	RXCLK pulse width high	35%	65%	RXCLK
				period
MII2	RXCLK pulse width low	35%	65%	RXCLK
				period
MII3	RXD[3:0], RXDV, RXER to RXCLK setup	5		ns
MII4	RXCLK to RXD[3:0], RXDV, RXER hold	5		ns
—	TXCLK frequency	_	25	MHz
MII5	TXCLK pulse width high	35%	65%	TXCLK
				period
MII6	TXCLK pulse width low	35%	65%	TXCLK
				period
MII7	TXCLK to TXD[3:0], TXEN, TXER invalid	2	_	ns
MII8	TXCLK to TXD[3:0], TXEN, TXER valid	_	25	ns

Table 39. MII signal switching specifications



Figure 27. RMII/MII transmit signal timing diagram



Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		15	MHz
DS9	DSPI_SCK input cycle time	4 x t _{BUS}	—	ns
DS10	DSPI_SCK input high/low time	(t _{SCK} /2) – 2	(t _{SCK} /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	10	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	14	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	14	ns





Figure 31. DSPI classic SPI timing — slave mode

6.8.8 DSPI switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	—	15	MHz	
DS1	DSPI_SCK output cycle time	4 x t _{BUS}	—	ns	

Table 46. Master mode DSPI timing (full voltage range)

Table continues on the next page...



Figure 33. DSPI classic SPI timing — slave mode

6.8.9 Inter-Integrated Circuit Interface (I²C) timing Table 48. I²C timing

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f _{SCL}	0	100	0	400 ¹	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD} ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t _{LOW}	4.7	_	1.25	—	μs
HIGH period of the SCL clock	t _{HIGH}	4	—	0.6	—	μs
Set-up time for a repeated START condition	t _{SU} ; STA	4.7	_	0.6	_	μs
Data hold time for I ² C bus devices	t _{HD} ; DAT	0 ²	3.45 ³	04	0.9 ²	μs
Data set-up time	t _{SU} ; DAT	250 ⁵	_	100 ^{3,6}	—	ns
Rise time of SDA and SCL signals	t _r	—	1000	20 +0.1C _b ⁷	300	ns
Fall time of SDA and SCL signals	t _f	—	300	20 +0.1C _b ⁶	300	ns
Set-up time for STOP condition	t _{SU} ; STO	4	_	0.6	—	μs
Bus free time between STOP and START condition	t _{BUF}	4.7	_	1.3	—	μs
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	N/A	N/A	0	50	ns

- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using a pin configured for high drive across the full voltage range and when using the a pin configured for low drive with VDD ≥ 2.7 V.
- The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- A Fast mode I²C bus device can be used in a Standard mode I2C bus system, but the requirement t_{SU; DAT} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a



rempheral operating requirements and behaviors



Figure 38. I2S/SAI timing — master modes

Table 54. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	—	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid Multiple SAI Synchronous mode 	_	24	ns
	All other modes	_	20.6	
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	—	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear



onnensions

- 1. The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- 2. Fixed external capacitance of 20 pF.
- 3. REFCHRG = 2, EXTCHRG=0.
- 4. REFCHRG = 0, EXTCHRG = 10.
- 5. $V_{DD} = 3.0 V.$
- 6. The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- 7. The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- 8. Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; lext = 16.
- 9. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; lext = 16.
- 10. Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; lext = 16.
- 11. Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation: (C_{ref} * I_{ext})/(I_{ref} * PS * NSCN)

The typical value is calculated with the following configuration:

I_{ext} = 6 μA (EXTCHRG = 2), PS = 128, NSCN = 2, I_{ref} = 16 μA (REFCHRG = 7), C_{ref} = 1.0 pF

The minimum value is calculated with the following configuration:

I_{ext} = 2 μA (EXTCHRG = 0), PS = 128, NSCN = 32, I_{ref} = 32 μA (REFCHRG = 15), C_{ref} = 0.5 pF

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- 12. Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- 13. REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
144-pin LQFP	98ASS23177W
144-pin MAPBGA	98ASA00222D

8 Pinout

8.1 Pins with active pull control after reset

The following pins are actively pulled up or down after reset:





How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, the Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012–2015 Freescale Semiconductor, Inc.

Document Number K60P144M120SF3 Revision 6, 09/2015



