



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C
Peripherals	POR, Temp Sensor, WDT
Number of I/O	20
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	Slope A/D
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic14000-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 GENERAL DESCRIPTION

The PIC14000 features include medium to high resolution A/D conversion (10 to 16 bits), temperature sensing, closed loop charge control, serial communication, and low power operation.

The PIC14000 uses a RISC Harvard architecture CPU with separate 14-bit instruction and 8-bit data buses. A two-stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches, which require two cycles. A total of 35 instructions are available. Additionally, a large register set is included.

PIC16/17 microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers.

Features:

The PIC14000 is a 28-pin device with these features:

- 4K of EPROM
- 192 bytes of RAM
- 22 I/O pins

The analog peripherals include:

- 8 external analog input channels, two with level shift inputs
- 6 internal analog input channels
- 2 comparators with programmable references
- A bandgap reference
- An internal temperature sensor
- A programmable current source

In addition, the I^2C serial port through a multiplexer supports two separate I^2C channels.

A special oscillator option allows either an internal 4 MHz oscillator or an external crystal oscillator. Using the internal 4 MHz oscillator requires no external components.

The PIC14000 contains three timers, the Watchdog Timer (WDT), Timer0 (TMR0), and A/D Timer (ADTMR). The Watchdog Timer includes its own on-chip RC oscillator providing protection against software lock-up. TMR0 is a general purpose 8-bit timer/counter with an 8-bit prescaler. It may be clocked externally using the RC3/T0CKI pin. The ADTMR is intended for use with the slope A/D converter, but can also be used as a general purpose timer. It has an associated capture register which can be used to measure the time between events.

An internal low-voltage detect circuit allows for tracking of voltage levels. Upon detecting the low voltage condition, the PIC14000 can be instructed to save its operating state then enter an idle state. The internal band-gap reference is used for calibrating the measurements of the analog peripherals. The calibration factors are stored in EPROM and can be used to achieve high measurement accuracy.

Power savings modes are available for portable applications. The SLEEP and HIBERNATE modes offer different levels of power savings. The PIC14000 can wake up from these modes through interrupts or reset.

A UV erasable CERDIP packaged version is ideal for code development, while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC14000 fits perfectly in applications for battery charging, capacity monitoring, and data logging. The EPROM technology makes customization of application programs (battery characteristics, feature sets, etc.) extremely fast and convenient. The small footprint packages make this microcontroller based mixed signal device perfect for all applications with space limitations. Low-cost, low-power, high performance, ease of use and I/O flexibility make the PIC14000 very versatile in other applications such as temperature monitors/controllers.

1.1 Family and Upward Compatibility

Code written for PIC16C6X/7X can be easily ported to the PIC14000 (see Appendix A).

1.2 Development Support

The PIC14000 is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

4.2.2.2 OPTION REGISTER

The OPTION register (Address 81h) is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, TMR0, and the weak pull-ups on PORTC<5:0>. Bit 6 is reserved.

FIGURE 4-4: OPTION REGISTER

R/W RCPU	1	R/W r	R/W	R/W TOSE	R/W PSA	PS2	R/W PS1	R/W PS0 bit0	Regi: Addr POR		OPTION 81h FFh		
								PS2:PS0	PRES PS2	CALER PS1	VALUE	TMR0 RATE	WDT RATE
									0	0	0	1:2	1:1
									0	0	1	1:4	1:2
									0	1	0	1:8	1:4
									0	1	1	1 : 16	1:8
									1	0	0	1:32	1 : 16
									1	0	1	1:64	1 : 32
									1	1	0	1:128	1 : 64
								PSA: Preso	1	1	1	1 : 256	1 : 128
								0 = Increme TOCS: TMR 1 = Transitio 0 = Internal Reserved. 1	er assigr 0 source ent on hig ent on lov 0 clock so on on RC instruction This bit s	hed to T e edge gh-to-low w-to-hig source 3/T0Ck on cycle hould b	MR0 w transition h transition (I pin e clock (CLk e programn	on RC3/T0CKI on RC3/T0CKI (OUT) ned as a '1'. Use mended since t	pin e of this bit as
								RCPU: POI 1 = PORTC	patibility RTC pull ; pull-up:	with fut -up ena s are dis	ture product ble sabled over	ts. riding any port la	atch value (RC<5:0> only) ch values (RC<5:0>)

Note: To achieve a 1:1 prescaler assignment, assign the prescaler to the WDT (PSA=1)

PIC14000

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the Peripheral interrupts including A/D capture event, I^2C serial port, PORTC change and A/D capture timer overflow, and external push button.

FIGURE 4-6: PIE1 REGISTER

R/W R R R/W R/W R/W R/W R/W Register: PIE1 W: Writable CMIE PBIE I²CIE RCIE ADCIE OVFIE Address: 8Ch R: Readable 00h bit0 POR value: U: Unimplemented, bit7 read as '0' OVFIE: A/D Counter Overflow Interrupt Enable 1 = Enables A/D counter overflow interrupt 0 = Disables A/D counter overflow interrupt ADCIE: A/D Capture Interrupt Enable 1 = A/D capture interrupt is enabled 0 = A/D capture interrupt is disabled PORTC Interrupt on change Enable RCIE: 1 = Enables RCIF interrupt on pins, RC<7:4> 0 = Disables RCIF interrupt I²CIE: I²C Port Interrupt Enable 1 = Enables I²CIF interrupt 0 = Disables I²CIF interrupt PBIE: External Pushbutton Interrupt Enable 1 = Enable PBTN (pushbutton) interrupt on OSC1/PBTN. (Note this interrupt not available in HS mode). 0 = Disable PBTN interrupt on OSC1/PBTN Unimplemented. Read as '0' Unimplemented. Read as '0' CMIE: Programmable Reference Comparator Interrupt Enable 1 = Enable programmable reference comparator trip 0 = Disable programmable reference comparator trip

Note: INTCON<6> must be enabled to enable any interrupt in PIE1.

4.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts (Figure 4-7).

Note: These bits will be set by the specified condition, even if the corresponding Interrupt Enable bit is cleared (interrupt disabled) or the GIE bit is cleared (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the corresponding interrupt flag, to ensure that the program does not immediately branch to the Peripheral Interrupt service routine.


FIGURE 4-7: PIR1 REGISTER

R/W		R	R	R/W	R/W	R/W	R/W	R/W	
CMIF	-	-		PBIF	I ² CIF	RCIF	ADCIF	OVFIF	Register:PIR1W:WritableAddress:0ChR:Readable
bit7								bitO	POR value: 00h U: Unimplemented, read as '0'
									 OVFIF: A/D counter Overflow Interrupt Flag 1 = An A/D counter overflow has occurred. Must be cleared in software. 0 = An A/D counter overflow has not occurred ADCIF: A/D Capture Interrupt Flag 1 = An A/D capture has occurred. Must be cleared in software.
									 0 = An A/D capture has not occurred RCIF: PORTC Interrupt on Change Flag 1 = At least one RC<7:4> input changed. Must be cleared in software. 0 =None of the RC<7:4> inputs have changed
									 I²CIF: I²C Port Interrupt Flag 1 = A transmission/reception is completed. Must be cleared in software. 0 = Waiting to transmit/receive
									 PBIF: External Pushbutton Interrupt Flag 1 = The external pushbutton interrupt has occurred on OSC1/PBTN. Note: This interrupt is not available in HS mode. 0 =The external pushbutton interrupt did not occur
									Unimplemented. Read as '0'
									Unimplemented. Read as '0'
									 CMIF: Programmable Reference Comparator Interrupt Flag 1 = The comparator output has tripped. This is a level-sensitive interrupt. 0 = The interrupt did not occur

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte, PCL, is a readable and writable register. The high byte of the PC (PCH) is not directly readable or writable. PCLATH is a holding register for PC<12:8> where contents are transferred to the upper byte of the program counter. When PC is loaded with a new value during a CALL, GOTO or a write to PCL, the high bits of PC are loaded from PCLATH as shown in Figure 4-9.

FIGURE 4-9: LOADING OF PC IN DIFFERENT SITUATIONS



Note: On POR, the contents of the PCLATH register are unknown. The PCLATH should be initialized before a CALL, GOTO, or any instruction that modifies the PCL register is executed.

4.3.1 COMPUTED GOTO

When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Table Read Using the PIC16CXX" (AN556).

4.3.2 STACK

The PIC14000 has an 8 deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed in the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer. This means that after the stack has been "PUSHed" eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction mnemonics called PUSH nor POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, or RETFIE instructions, or the vectoring to an interrupt address

4.3.3 PROGRAM MEMORY PAGING

The PIC14000 has 4K of program memory, but the CALL and GOTO instructions only have a 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range, there must be another bit to specify the program memory page. This paging bit comes from the PCLATH<3> bit (Figure 4-9). When doing a CALL or GOTO instruction, the user must ensure that this page bit (PCLATH<3>) is programmed to the desired program memory page. If a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> is not required for the return instructions (which pops the PC from the stack).


Note: The PIC14000 ignores the PCLATH<4> bit, which is used for program memory pages 2 and 3 (1000h-1FFFh). The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that the PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0X5	00			
BSF	PCLATH,	3	;	Select page 1 (800h-FFFh)
CALL	SUB1_P1		;	Call subroutine in
	:		;	page 1 (800h-FFFh)
	:			
	:			
ORG 0X9	00			
SUB1 P1	:		;	called subroutine
	:		;	page 1 (800h-FFFh)
	:			
RETURN			;	return to page 0
			;	(000h-7FFh)

FIGURE 7-2: I²CSTAT: I²C PORT STATUS REGISTER



PIC14000

FIGURE 7-3: I²CCON: I²C PORT CONTROL REGISTER

R/	W R/	N R/	WR/	W R/W	R/W	R/W	R/W				
WC		DV I ² C		KP I ² CM3	I ² CM2	I ² CM1	I ² CM0		Register: Address: POR value:	l ² CCON 14h 00h	W: Writable bit R: Readable bit U: Unimplemented, read as '0'
bit7							b	0110 0111 1011 1110 1111 Any are il	<3:0>: I ² C mo = I ² C slave I = I ² C slave = I ² C firmwa = I ² C slave enabled = I ² C slave enabled other combin llegal and sho : Clock polarity release contr	ode select mode, 7-bit ac mode, 10-bit a rre controlled mode, 7-bit a mode, 10-bit a ations of I ² CI uld NEVER b	ddress address master mode (slave idle) ddress with start and stop bit interrupts address with start and stop bit interrupts M<3:0>
								0 = I²CEN 1 = E pro- or	ort pins. Wher r output.	o ensure data rial port and c n enabled, the	
								1 = A b ²	/: Receive ove byte is receive yte. I ² COV is COV must be lo overflow	ved while the la don't care ir	I ² CBUF is still holding the previous n transmit mode. oftware.
								1 = t c N	L: Write collisi he I ² CBUF re- bus word. Aust be cleare No collision	gister is writte	n while it is still transmitting the previ-

7.5.1.3 TRANSMISSION

When the R/\overline{W} bit of the address byte is set and an address match occurs, the R/\overline{W} bit of the I^2CSTAT register is set. The received address is loaded into the I^2CBUF The \overline{ACK} pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the I^2CBUF register, which also loads the I^2CSR register. Then the SCL pin should be enabled by setting the CKP bit ($I^2CCON<4>$). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 7-15).

A l²CIF interrupt is generated for each data transfer byte. The l²CIF bit must be cleared in software, and the l²CSTAT register is used to determine the status of the byte. The l²CIF bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. The slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the I²CBUF register, which also loads the I²CSR register. Then the SCL pin should be enabled by setting the CKP bit (I²CCON<4>).




FIGURE 7-15: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)






FIGURE 8-3: A/D CAPTURE TIMER (LOW BYTE)

0Eh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADTMRL	b7	b6	b5	b4	b3	b2	b1	b0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

FIGURE 8-4: A/D CAPTURE TIMER (HIGH BYTE)

0Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADTMRH	b15	b14	b13	b12	b11	b10	b9	b8
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

FIGURE 8-5: A/D CAPTURE REGISTER (LOW BYTE)

15h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCAPL	b7	b6	b5	b4	b3	b2	b1	b0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

FIGURE 8-6: A/D CAPTURE REGISTER (HIGH BYTE)

16h	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCAPH	b15	b14	b13	b12	b11	b10	b9	b8
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

Legend: U= unimplemented, X = unknown.

8.4 <u>A/D Comparator</u>

The PIC14000 includes a high gain comparator for A/D conversions. The positive input terminal of the A/D comparator is connected to the output of an analog mux through an RC low-pass filter. The nominal time-constant for the RC filter is $3.5 \ \mu$ s. The negative input terminal is connected to the external 0.1 μ F (nominal) ramp capacitor.

	ADCO	N0(7:4)		A/D Channel
0	0	0	0	RA0/AN0 pin
0	0	0	1	RA1/AN1 pin
0	0	1	0	RA2/AN2 pin
0	0	1	1	RA3/AN3 pin
0	1	0	0	Bandgap reference voltage
0	1	0	1	Slope reference SREFHI
0	1	1	0	Slope reference SREFLO
0	1	1	1	Internal temperature sensor
1	0	0	0	Programmable reference A output
1	0	0	1	Programmable reference B output
1	0	1	0	RD4/AN4 pin
1	0	1	1	RD5/AN5 pin
1	1	0	0	RD6/AN6 pin
1	1	0	1	RD7/AN7 pin
1	1	1	0	Reserved
1	1	1	1	Reserved

TABLE 8-1: A/D CHANNEL ASSIGNMENT

8.5 <u>Analog Mux</u>

A total of 16 channels are internally multiplexed to the single A/D comparator positive input. Four configuration bits (ADCON0<7:4>) select the channel to be converted. Refer to Table 8-1 for channel assignments.

TABLE 8-4: A/D CONTROL AND STATUS REGISTER 1

9Fh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADCON1	ADDAC3	ADDAC2	ADDAC1	ADDAC0	PCFG3	PCFG2	PCFG1	PCFG0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR value 00h	0	0	0	0	0	0	0	0

Bit	Name	Function
B7-B4	ADDAC3 ADDAC2 ADDAC1 ADDAC0	A/D Current Source Selects. Refer to Table 8-2.
B3-B2	PCFG3 PCFG2	PORTD Configuration Selects (See Table 8-5)
B1-B0	PCFG1 PCFG0	PORTA Configuration Selects (See Table 8-5)

TABLE 8-5:PORTA AND PORTD CONFIGURATION

ADCON1<1:0>	RA0/AN0	RA1/AN1	RA2/AN2	RA3/AN3
ADCON1<3:2>	RD4/AN4	RD5/AN5	RD6/AN6	RD7/AN7
0 0	A	A	A	A
0 1	A	A	A	D
10	A	A	D	D
11	D	D	D	D

Legend: A = Analog input, D = Digital I/O

FIGURE 9-6: PREFA REGISTER

9Bh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PREFA	PRA7	PRA6	PRA5	PRA4	PRA3	PRA2	PRA1	PRA0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

Bit	Name	Function
B7-B0	PRA7 PRA6 PRA5 PRA4 PRA3 PRA2 PRA1 PRA0	Programmable Reference A Voltage Select Bits. See Table 9-1 and Table 9-2 for decoding.

FIGURE 9-7: PREFB REGISTER

9Ch	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PREFB	PRB7	PRB6	PRB5	PRB4	PRB3	PRB2	PRB1	PRB0
Read/Write	R/W							
POR value 00h	0	0	0	0	0	0	0	0

Bit	Name	Function
B7-B0	PRB7 PRB6 PRB5 PRB4 PRB3 PRB2 PRB1 PRB0	Programmable Reference B Voltage Select Bits. See Table 9-1 and Table 9-2 for decoding.

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION registers. Thus, time-out periods up to 2.3 seconds can be realized. The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the status register will be cleared upon a watchdog timer time-out. The WDT time-out period (no prescaler) is measured and stored in calibration space at location 0FD2h.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst-case conditions (minimum VDD, maximum temperature, maximum WDT prescaler) it may take several seconds before a WDT time-out occurs. Refer to Section 6.3 for prescaler switching considerations.

10.8 <u>Power Management Options</u>

The PIC14000 has several power management options to prolong battery lifetime. The SLEEP instruction halts the CPU and can turn off the on-chip oscillators. The CPU can be in SLEEP mode, yet the A/D converter can continue to run. Several bits are included in the SLPCON register (8Fh) to control power to analog modules.

Function	Summary
CPU Clock	OFF during SLEEP/HIBERNATE mode, ON otherwise
Main Oscillator	ON if NOT in SLEEP mode. In SLEEP mode, controlled by OSCOFF bit, SLPCON<3>.
Watchdog Timer	Controlled by WDTE, 2007h<2> and HIBEN, SLPCON<7>
Temperature Sensor	Controlled by TEMPOFF, SLPCON<1>
Low-voltage Detector	Controlled by REFOFF, SLPCON<5>
Comparator and Programmable References	Controlled by CMOFF, SLPCON<2>
A/D Comparator	Controlled by ADOFF, SLPCON<0>
Programmable Current Source	Controlled by ADOFF, SLPCON<0> and ADCON1<7:4>
Slope Reference Voltage Divider	Controlled by ADOFF, SLPCON<0>
Level Shift Networks	Controlled by LSOFF, SLPCON<4>
Bandgap Reference	Controlled by REFOFF, SLPCON<5>
Voltage Regulator Control	Always ON. Does not consume power if unconnected.
Power On Reset	Always ON, except in SLEEP/HIBERNATE mode

TABLE 10-6: SUMMARY OF POWER MANAGEMENT OPTIONS

Note: Refer to analog specs for individual peripheral operating currents.

PIC14000

CLRWDT	Clear Watchdog Timer					
Syntax:	[label] CLRWDT					
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$					
Status Affected:	TO, PD					
Encoding:	00	0000	0110	0100		
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.					
Words:	1					
Cycles:	1					
Example	CLRWDT					
	After Inst	WDT cou	nter = nter =	? 0x00 0 1 1		

DECF	Decreme	ent f			
Syntax:	[<i>label</i>] DECF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$	27			
Operation:	(f) - 1 $ ightarrow$	(dest)			
Status Affected:	Z				
Encoding:	00	0011	df	ff	ffff
Description:	Decremen result is st is 1 the res 'f'.	it register ored in th sult is stor	'f'. If e W ed ba	'd' is (regist ack in) the er. If 'd' register
Words:	1				
Cycles:	1				
Example	DECF	CNT,	1		
	After Inst	CNT Z) = = =	0x01 0 0x00 1	

COMF	Complen	nent f			
Syntax:	[label] COMF f,d				
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]				
Operation:	$(\bar{\mathrm{f}}) ightarrow (\mathrm{des}$	st)			
Status Affected:	Z				
Encoding:	00	1001	dfff	ffff	
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	COMF	REC	G1,0		
	After Inst	REG1	= 0x = 0x	x13 x13 xEC	

DECFSZ	Decrement f, Skip if 0				
Syntax:	[label] DECFSZ f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0				
Status Affected:	None				
Encoding:	00 1011 dfff ffff				
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.				
Words:	1				
Cycles:	1(2)				
Example	HERE DECFSZ CNT, 1				
	GOTO LOOP CONTINUE • •				
	Before Instruction				
	$\begin{array}{rcl} PC &=& address \ {\rm HERE} \\ \mbox{After Instruction} \\ CNT &=& CNT - 1 \\ \mbox{if CNT} &=& 0, \\ PC &=& address \ {\rm CONTINUE} \\ \mbox{if CNT} \neq& 0, \\ PC &=& address \ {\rm HERE} + 1 \end{array}$				

PIC14000

SWAPF	Swap Nibbles in f	XORLW	Exclusive OR Literal with W
Syntax:	[label] SWAPF f,d	Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le f \le 127$	Operands:	0 ≤ k ≤ 255
	d ∈ [0,1]	Operation:	(W) .XOR. $k \rightarrow (W)$
Operation:	(f<3:0>) → (dest<7:4>), (f<7:4>) → (dest<3:0>)	Status Affected:	Z
Status Affected:	None	Encoding:	11 1010 kkkk kkkk
Encoding:	00 1110 dfff ffff	Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'.
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0 the		The result is placed in the W register.
	result is placed in W register. If 'd' is 1 the result is placed in register 'f'.	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Example:	XORLW 0xAF
Example	SWAPF REG, 0		Before Instruction
·	Before Instruction		W = 0xB5
	REG1 = 0xA5		After Instruction
	After Instruction		W = 0x1A
	REG1 = 0xA5 W = 0x5A		

TRIS	Load TRIS Register			
Syntax:	[<i>label</i>] TRIS f			
Operands:	$5 \le f \le 7$			
Operation:	(W) \rightarrow TRIS register f;			
Status Affected:	None			
Encoding:	00 0000 0110 0fff			
Description:	The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them.			
Words:	1			
Cycles:	1			
Example				
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.			

XORWF	Exclusiv	e OR W	with f	:	
Syntax:	[label]	XORWF	f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .XOR. (f) \rightarrow (dest)				
Status Affected:	Z				
Encoding:	00	0110	dfff	ffff	
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.				
Words:	1				
Cycles:	1				
Example	XORWF	REG	1		
	Before Instruction				
		REG W	=	0xAF 0xB5	
	After Instruction				
		REG W	=	0x1A 0xB5	

13.0 ELECTRICAL CHARACTERISTICS FOR PIC14000 ABSOLUTE MAXIMUM RATINGS †

Ambient temperature under bigg 55°C to 1.12	۶°℃
Ambient temperature under bias55°C to+ 125	50
Storage Temperature65°C to +150	0°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	.6V
Voltage on VDD with respect to Vss 0 to +6.	
Voltage on MCLR with respect to Vss (Note 2)0 to +1	4 V
Total power Dissipation (Note 1)	0 W
Maximum Current out of Vss pin	mA
Maximum Current into VDD pin	mA
Input clamp current, Iικ (VI <0 or VI> VDD)±20	mA
Output clamp current, loк (Vo <0 or Vo>VDD)±20	mA
Output clamp current, Iok (VO <0 or VO>VDD)	δmA
	δmA
Maximum Current sunk by PORTA, PORTC, and PORTD(combined)	
Maximum Current sourced by PORTA, PORTC, and PORTE (combined)	mA
Maximum Current sunk by PORTC and PORTD (combined)	mA
Maximum Current sourced by PORTC and PORTD (combined))mA
Note 1: Power dissipation is calculated as follows: Pdis = $VDDx \{Ipp - \SigmaIOH\}$ $X = VDDx \{Ipp - \SigmaIOH\}$	OL)
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Th	nus,

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1996 Microchip Technology Inc.

13.2 DC Characteristics:

PIC14000

DC CHARACTERISTICS		Operating	temp	erature	-40 (Processing the second state of the second st
Characteristic	Sym	Min	Typ†	~	Units	Conditions
Input Low Voltage						
I/O ports	VIL					
Schmitt Trigger mode		Vss	_	0.2Vdd	V	
SMBus mode (RC7, RC6, RD0, RD1)		Vss	_	0.6	V	SMBus bit, MISC<3> = 1
MCLR, OSC1 (in IN mode)		Vss	_	0.2Vdd	V	
OSC1 (in HS mode)		Vss	—	0.3Vdd	V	
Input High Voltage						
I/O ports	Vih		—			
Schmitt Trigger mode		0.85 Vdd	_	Vdd	v	$\langle \cdot \rangle$
SMBus mode (RC7, RC6, RD0, RD1)		1.4V	_	Vdd	V 🔨	SMBus bit>MISC<3> = 1
PORTC<5:0> weak pull-up current	IPURC	50	200	†400	μΑ	VQD = 5V, VPIN = VSS
Input Leakage Current (Notes 1,2)						
I/O ports, CDAC	lı∟		<	$\begin{pmatrix} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	μΑ	Vss \leq VPIN \leq VDD, Pin at hi-impedance
MCLR			\wedge	±5	μA	$Vss \leq Vpin \leq Vdd$
OSC1			$\backslash N$	5	μА	$Vss \leq Vpin \leq Vdd$
Output Low Voltage			$\sum_{i=1}^{n}$		Y	
I/O ports	Vol	$\langle \mathcal{F} \rangle$	\mathbb{N}	0.6	V	IOL = 8.5mA, VDD-4.5V, -40°C to +85°C
OSC2	<	$\langle \not - \rangle$	\mathcal{A}	∕ _{0.6}	V	IOL = 1.6mA, VDD-4.5V, -40°C to +85°C
Output High Voltage			\searrow			
I/O ports (Note 2)	Vон	VDD-0.7	_	—	V	IOH = -3.0mA, VDD=4.5V, -40° C to $+85^{\circ}$ C
RC6, RC7, RD0, RD1 (except I ² C mode)		2,4	—	—	V	IOH = -2.0mA, VDD=4.5V, -40°C to +85°C
OSC2	\square	XDD-0.7	_	_	V	IOH = -1.3mA, VDD=4.5V, -40°C to +85°C
Capacitive Loading Specs on Output Pins	\bigcirc					
OSC2 pin	COSC2			15	pF	
All I/O pins except OSC2 (in IN mode)	Сю			50	pF	
SCL, SDA in 1 ² C mode	Cb			400	pF	

These parameters are for design guidance only and are not tested.

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

2: Negative current is defined as coming out of the pin.

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe[®] communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

960513

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER, and are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB, PRO MATE, and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

© 1996 Microchip Technology Inc.

Preliminary

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent						
RE:	Reader Response							
Fro	m: Name							
Company								
٨٣٣	Telephone: ()	FAX: ()						
Application (optional):								
VVO	uld you like a reply?YN							
Dev	vice: PIC14000 Literatu	re Number: DS40122B						
Que	estions:							
1	What are the best features of this docume	ant?						
2.	How does this document meet your hards	ware and software development needs?						
3.	Do you find the organization of this data s	sheet easy to follow? If not, why?						
4.	What additions to the data sheet do you t	hink would enhance the structure and subject?						
5.	What deletions from the data sheet could	be made without affecting the overall usefulness?						
_								
6.	Is there any incorrect or misleading inform	nation (what and where)?						
7	How would you improve this document?							
7.	now would you improve this document?							
8.	How would you improve our software, sys	stems, and silicon products?						
5.								

PIC14000 PRODUCT IDENTIFICATION SYSTEM

To order or to obtain information (e.g., on pricing or delivery), please use the listed part numbers, and refer to the factory or the listed sales offices.

