



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	l²C
Peripherals	POR, Temp Sensor, WDT
Number of I/O	20
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	Slope A/D
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic14000t-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1 or the internal oscillator) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. The program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW

1.	MOVLW	55h	Fetch 1	Execute 1						
2.	MOVWF	PORTB		Fetch 2	Execute 2					
3.	CALL	SUB_1			Fetch 3	Execute 3				
4.	. BSF PORTA, BIT3 Fetch 4									
							Fetch SUB_1			
A si b	All instructions are single cycle, except for program branches. These take two cycles since the fetched instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.									

© 1996 Microchip Technology Inc.

4.2.2.6 PCON REGISTER

The Power Control (PCON) register status contains 2 flag bits to allow differentiation between a Power-on Reset, an external $\overline{\text{MCLR}}$ reset, WDT reset, or low-voltage condition (Figure 4-8).

These bits are cleared on POR. The user must set these bits following POR. On a subsequent reset if POR is cleared, this is an indication that the reset was due to a power-on reset condition.

Note: $\overline{\text{LVD}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if $\overline{\text{LVD}}$ is cleared, indicating a low voltage condition has occurred.

R/W R/W R/W U U U U U W: Writable Register: PCON POR LVD r Readable Address: 8Eh R: Unimplemented, bit7 bit0 POR value: U read as '0' 0000_000xb **LVD:** Low Voltage Detect Flag 1 = A low-voltage detect condition has not occurred. 0 = A low-voltage detect condition has occurred. Software must set this bit after a power-on-reset condition has occurred. **POR:** Power on Reset Flag 1 = A power on reset condition has not occurred. Reset must be due to some other source (WDT, MCLR). 0 = A power on reset condition has occurred. Software must set this bit after a power-on-reset condition has occurred. Unimplemented. Read as '0' Reserved. Bit 7 is reserved. This bit should be programmed as '0'.

FIGURE 4-8: PCON REGISTER

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte, PCL, is a readable and writable register. The high byte of the PC (PCH) is not directly readable or writable. PCLATH is a holding register for PC<12:8> where contents are transferred to the upper byte of the program counter. When PC is loaded with a new value during a CALL, GOTO or a write to PCL, the high bits of PC are loaded from PCLATH as shown in Figure 4-9.

FIGURE 4-9: LOADING OF PC IN DIFFERENT SITUATIONS



Note: On POR, the contents of the PCLATH register are unknown. The PCLATH should be initialized before a CALL, GOTO, or any instruction that modifies the PCL register is executed.

4.3.1 COMPUTED GOTO

When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Table Read Using the PIC16CXX" (AN556).

4.3.2 STACK

The PIC14000 has an 8 deep x 13-bit wide hardware stack (Figure 4-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed in the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer. This means that after the stack has been "PUSHed" eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instruction mnemonics called PUSH nor POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, or RETFIE instructions, or the vectoring to an interrupt address

4.3.3 PROGRAM MEMORY PAGING

The PIC14000 has 4K of program memory, but the CALL and GOTO instructions only have a 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range, there must be another bit to specify the program memory page. This paging bit comes from the PCLATH<3> bit (Figure 4-9). When doing a CALL or GOTO instruction, the user must ensure that this page bit (PCLATH<3>) is programmed to the desired program memory page. If a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> is not required for the return instructions (which pops the PC from the stack).

Note: The PIC14000 ignores the PCLATH<4> bit, which is used for program memory pages 2 and 3 (1000h-1FFFh). The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that the PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0X50	00			
BSF	PCLATH,	3	;	Select page 1 (800h-FFFh)
CALL	SUB1_P1		;	Call subroutine in
	:		;	page 1 (800h-FFFh)
	:			
	:			
ORG 0X90	00			
SUB1 P1	:		;	called subroutine
	:		;	page 1 (800h-FFFh)
	:			
RETURN			;	return to page 0
			;	(000h-7FFh)

6.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the Timer0 overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing bit T0IE (INTCON<5>). Flag bit T0IF (INTCON<2>) must be cleared in software by the TMR0 module interrupt ser-

vice routine before re-enabling this interrupt. The Timer0 module interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. The timing of the Timer0 interrupt is shown in Figure 6-4.

FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE

Counter)	PC-1	PC	(PC+1	PC+2	PC+3	PC+4) PC+5 (PC+6
nstruction Fetch		MOVWF TMR0	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	MOVF TMR0,W	
MR0	χ	<u>, T0+1 χ</u>	<u>, T0+2 χ</u>	NT0 X	ΝΤΟ Χ	<u>ΝΤΟ Χ</u>	NT0+1	NT0+2
nstruction Executed			Write TMR0	Read TMR0	Read TMR0	Read TMR0	Read TMR0	Read TMR0

FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2



FIGURE 6-4: TIMER0 INTERRUPT TIMING

	Q1 Q2 Q3	Q4 ¦ Q1 Q2 Q3 Q4	; Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	; Q1 Q2 Q3 Q4 ;		
OSC1							
CLKOUT(3)		//	//	//	·		
TMR0 timer		FFh X	, , 00h	· 01h	02h		
T0IF bit (INTCON<2>)	↓ ①	↓ ①	1 1 1	1 1 1			
GIE bit (INTCON<7>)							
INSTRUCTION	FLOW	i i	1	1	1 1 1 1		
PC	PC	PC +1	Y PC +1	∑0004h	X 0005h		
Instruction fetched	Inst (PC)	Inst (PC+1)		Inst (0004h)	Inst (0005h)		
Instruction executed	Inst (PC-1)	Inst (PC)	Dummy cycle	Dummy cycle] Inst (0004h)		
Note 1: T0IF interrupt flag is sampled here (every Q1). 2: Interrupt latency = 4Tcy where Tcy = instruction cycle time. 3: CLKOUT is available only in HS oscillator mode.							

PIC14000

FIGURE 7-3: I²CCON: I²C PORT CONTROL REGISTER

R/	W R/	N R/	WR/	W R/W	R/W	R/W	R/W					
WC		DV I ² C		KP I ² CM3	I ² CM2	I ² CM1	I ² CM0		Register: Address: POR value:	I ² CCON 14h 00h	W: Writable bit R: Readable bit U: Unimplemented, read as '0'	
bit7							b	it0 I²CM 0110 0111 1011 1110 1111 Any are il CKP : SCK	 <3:0>: I²C model = I²C slave in a state in a st	ode select mode, 7-bit ad mode, 10-bit a mode, 7-bit a mode, 10-bit a ations of I ² CI uld NEVER b	U: Unimplemented, read as '0' ddress address master mode (slave idle) ddress with start and stop bit interrupts address with start and stop bit interrupts M<3:0> e used.	
							 1 = Enable clock 0 = Holds clock low (clock stretch) Note: Used to ensure data setup time I²CEN: I²C enable 1 = Enables the serial port and configures SDA and SCL pins as serial port pins. When enabled, these pins must be configured as input or output. 0 = Dischlere serial port and configures these pins on I/O port pins. 					
			 I²COV: Receive overflow flag 1 = A byte is received while the I²CBUF is still holding the previous byte. I²COV is a don't care in transmit mode. I²COV must be cleared in software. 0 = No overflow 									
								$\begin{array}{c} \textbf{WCOI} \\ 1 = t \\ c \\ 0 = 1 \end{array}$	L: Write collisi he I ² CBUF re- bus word. Aust be cleare No collision	ion detect gister is writte ed in software.	n while it is still transmitting the previ-	

7.5.1.1 ADDRESSING

Once the I²C module has been enabled, the I²C waits for a START to occur. Following the START, the 8-bits are shifted into the I²CSR. All incoming bits are sampled with the rising edge of the clock (SCL) line. The I²CSR<7:1> is compared to the I²CADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and I²COV bits are clear, the following things happen:

- I²CSR loaded into I²CBUF
- Buffer Full (BF) bit is set
- ACK pulse is generated
- I²C Interrupt Flag (I²CIF) is set (interrupt is generated if enabled (I²CIE set) on falling edge of ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 7-5). The five most significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The R/W bit (bit 0) must specify a write, so the slave device will received the second address byte. For a 10-bit address the first byte would equal '1 1 1 1 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address are as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (I²CIF, BF and UA are set).
- Update I²CADD with second (low) byte of address (clears UA and releases SCL line).
- 3. Read I²CBUF (clears BF) and clear I²CIF.

- 4. Receive second (low) byte of address (I²CIF, BF and UA are set).
- Update I²CADD with first (high) byte of address (clears UA, if match releases SCL line).
- 6. Read I²CBUF (clears BF) and clear I²CIF
- 7. Receive Repeated START.
- 8. Receive first (high) byte of address (I²CIF and BF are set).
- 9. Read I²CBUF (clears BF) and clear I²CIF.

7.5.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the I²CSTAT register is cleared. The received address is loaded into the I²CBUF.

When the address byte overflow condition exists then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either the BF bit (I²CSTAT<0>) is set or the I²COV bit (I²CCON<6>) is set (Figure 7-14).

An I^2CIF interrupt is generated for each data transfer byte. The I^2CIF bit must be cleared in software, and the I^2CSTAT register is used to determine the status of the byte. In master mode with slave enabled, three interrupt sources are possible. Reading BF, P and S will indicate the source of the interrupt.

Caution: BF is set after receipt of eight bits and automatically cleared after the I²CBUF is read. However, the flag is not actually cleared until receipt of the acknowledge pulse. Otherwise extra reads appear to be valid.

FIGURE 7-14: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



8.4 <u>A/D Comparator</u>

The PIC14000 includes a high gain comparator for A/D conversions. The positive input terminal of the A/D comparator is connected to the output of an analog mux through an RC low-pass filter. The nominal time-constant for the RC filter is $3.5 \ \mu$ s. The negative input terminal is connected to the external 0.1 μ F (nominal) ramp capacitor.

ADCON0(7:4)				A/D Channel
0	0	0	0	RA0/AN0 pin
0	0	0	1	RA1/AN1 pin
0	0	1	0	RA2/AN2 pin
0	0	1	1	RA3/AN3 pin
0	1	0	0	Bandgap reference voltage
0	1	0	1	Slope reference SREFHI
0	1	1	0	Slope reference SREFLO
0	1	1	1	Internal temperature sensor
1	0	0	0	Programmable reference A output
1	0	0	1	Programmable reference B output
1	0	1	0	RD4/AN4 pin
1	0	1	1	RD5/AN5 pin
1	1	0	0	RD6/AN6 pin
1	1	0	1	RD7/AN7 pin
1	1	1	0	Reserved
1	1	1	1	Reserved

TABLE 8-1: A/D CHANNEL ASSIGNMENT

8.5 <u>Analog Mux</u>

A total of 16 channels are internally multiplexed to the single A/D comparator positive input. Four configuration bits (ADCON0<7:4>) select the channel to be converted. Refer to Table 8-1 for channel assignments.

10.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms (with no prescaler). The time-out periods vary with temperature, VDD and process variations (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION registers. Thus, time-out periods up to 2.3 seconds can be realized. The CLRWDT and SLEEP instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the status register will be cleared upon a watchdog timer time-out. The WDT time-out period (no prescaler) is measured and stored in calibration space at location 0FD2h.

10.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst-case conditions (minimum VDD, maximum temperature, maximum WDT prescaler) it may take several seconds before a WDT time-out occurs. Refer to Section 6.3 for prescaler switching considerations.

10.8 <u>Power Management Options</u>

The PIC14000 has several power management options to prolong battery lifetime. The SLEEP instruction halts the CPU and can turn off the on-chip oscillators. The CPU can be in SLEEP mode, yet the A/D converter can continue to run. Several bits are included in the SLPCON register (8Fh) to control power to analog modules.

Function	Summary
CPU Clock	OFF during SLEEP/HIBERNATE mode, ON otherwise
Main Oscillator	ON if NOT in SLEEP mode. In SLEEP mode, controlled by OSCOFF bit, SLPCON<3>.
Watchdog Timer	Controlled by WDTE, 2007h<2> and HIBEN, SLPCON<7>
Temperature Sensor	Controlled by TEMPOFF, SLPCON<1>
Low-voltage Detector	Controlled by REFOFF, SLPCON<5>
Comparator and Programmable References	Controlled by CMOFF, SLPCON<2>
A/D Comparator	Controlled by ADOFF, SLPCON<0>
Programmable Current Source	Controlled by ADOFF, SLPCON<0> and ADCON1<7:4>
Slope Reference Voltage Divider	Controlled by ADOFF, SLPCON<0>
Level Shift Networks	Controlled by LSOFF, SLPCON<4>
Bandgap Reference	Controlled by REFOFF, SLPCON<5>
Voltage Regulator Control	Always ON. Does not consume power if unconnected.
Power On Reset	Always ON, except in SLEEP/HIBERNATE mode

TABLE 10-6: SUMMARY OF POWER MANAGEMENT OPTIONS

Note: Refer to analog specs for individual peripheral operating currents.

10.8.1 SLEEP MODE

The SLEEP mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If SLEEP mode is enabled, the WDT will be cleared but keep running. The \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set, and on-chip oscillators are shut off, except the WDT RC oscillator, which continues to run. The I/O ports maintain the status they had before the SLEEP command was executed (driving high, low, or high-impedance).

It is an option while in SLEEP mode to leave the on-chip oscillator running. This option allows an A/D conversion to continue while the CPU is in SLEEP mode. The CPU clocks are stopped in this condition to preserve power. The operation of the on-chip oscillator during SLEEP is controlled by OSCOFF (SLPCON<3>). Clearing this bit to '0' allows the oscillator to continue to run. This bit is only active in SLEEP mode.

For lowest power consumption in this mode, all I/O pins should be either at VDD or Vss with no external circuitry drawing current from the I/O pin. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid leakage currents caused by floating inputs. The MCLR pin must be at a logic high level (VIH). The contribution from any on-chip pull-up resistors should be considered.

10.8.2 WAKE-UP FROM SLEEP

The PIC14000 can wake up from SLEEP through one of the following events:

- 1. External reset input on $\overline{\text{MCLR}}$ pin
- 2. Watchdog Timer time-out (if WDT is enabled)
- 3. Interrupt from OSC1/PBTN pin
- 4. RC<7:4> port change
- 5. I²C (serial port) start/stop bit detect interrupt.
- 6. Wake-up on programmable reference comparator interrupt.
- 7. A/D conversion complete (comparator trip) interrupt.
- 8. A/D timer overflow interrupt.

An external reset on $\overline{\text{MCLR}}$ pin causes a device reset. The other wake-up events are considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused a wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set. Wake-up occurs regardless of the state of bit GIE. If bit GIE is clear, the device continues execution at the instruction after the SLEEP instruction. If bit GIE is set, the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the subsect (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from sleep, regardless of the source of wake-up.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake from SLEEP.

10.8.3 HIBERNATE MODE

HIBERNATE mode is an extension of SLEEP mode with the following additions.

- WDT is forced off
- Weak pull-ups on RC<5:0> are disabled
- Some input buffers are gated-off (refer to Section 5.0)

The HIBERNATE mode is entered by executing a SLEEP instruction with HIBEN (SLPCON<7>) bit set.

The PIC14000 wakes up from HIBERNATE mode via all the same mechanisms as SLEEP mode, except for WDT time-out. HIBERNATE mode allows power consumption to be reduced to a minimum.

NOTES:

GOTO	Unconditional Branch	INCFSZ	Increment f, Skip if 0			
Syntax:	[<i>label</i>] GOTO k	Syntax:	[label] INCFSZ f,d			
Operands:	$0 \le k \le 2047$	Operands:	$0 \le f \le 127$			
Operation:	$k \rightarrow PC < 10:0 >$		d ∈ [0,1]			
	$PCLATH<4:3> \rightarrow PC<12:11>$	Operation:	(f) + 1 \rightarrow (dest), skip if result = 0			
Status Affected:	None	Status Affected:	None			
Encoding:	10 lkkk kkkk kkkk	Encoding:	00 1111 dfff ffff			
Description: Words:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.	Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a			
Cycles:	2					
Example	GOTO THERE	vvoras:	1			
-	After Instruction	Cycles:	1(2)			
	PC = Address THERE	Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •			
			Before Instruction PC = address HERE			

INCF	Incremer	nt f							
Syntax:	[label]	INCF	f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$								
Operation:	(f) + 1 \rightarrow (dest)								
Status Affected:	Z								
Encoding:	00	1010	dff	f	ffff				
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.								
Words:	1								
Cycles:	1								
Example	INCF	CNT,	1						
	Before In After Inst	structio CNT Z ruction CNT	n = =	0xFF 0 0x00	.)				

IORLW	Inclusive	OR Lite	eral with	w					
Syntax:	[label]	IORLW	k						
Operands:	$0 \le k \le 25$	55							
Operation:	(W) .OR. $k \rightarrow$ (W)								
Status Affected:	Z								
Encoding:	11	1000	kkkk	kkkk					
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.								
Words:	1								
Cycles:	1								
Example	IORLW	0x35							
	Before In After Inst	struction W = ruction W = Z =	0x9A 0xBF 1						

After Instruction CNT = CN

if CNT=

PC =

if CNT≠

PC =

CNT + 1

address CONTINUE

address HERE +1

0,

0,

13.1 DC Characteristics:

PIC14000

DC CHARACTERISTICS		Standa Operati	rd Ope	rating peratu	Condi re -40	tions (unless otherwise stated) $P^{\circ}C \leq TA \leq + 85^{\circ}C$ for industrial and $P^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial
		Operati	ng volta	age Vi	DD = 2.7	7V to 6.0V
Characteristic	Sym	Min	Typ†	Max	Units	Conditions
Supply Voltage	Vdd	2.7	—	6.0	V	IN or HS at Fosc ≤ 4 MHz
		4.5	—	5.5	V	HS at Fosc > 4 MHz
RAM Data Retention Voltage (Note 1)	Vdr		1.5		V	Device in SLEEP mode
VDD start voltage to guarantee Power-On Reset	VPOR	_	Vss	_	V	See section on power-on reset for details
VDD rise rate to guarantee Power-On Reset	Svdd	0.05*			V/ms	See section on power-on reset for details
Operating Current in SLEEP Mod	e (Note 2)				\sim
During A/D conversion: all analog on and internal oscillator active	IPD1 IPD1	_	TBD TBD	900 1250	μΑ μΑ	VDD = 3.0V VDD = 4.0V
Comparator interrupt enabled: level-shift, programmable	IPD2	_	75	100	μA	VDD = 3.0V, $CMOFF = 0$, $LSOFF = 0$, $REFOFF = 0$
reference, and comparator active	IPD2		95	125	μΑ	V D = 7.0 V, CMOFF = 0, LSOFF = 0, REFOFF = 0
All analog off, WDT on (Note 5)	IPD3 IPD3		7.5 10.5	20 28	μΑ μΑ	$\begin{array}{l} V_{DD} = \mathfrak{Z}_{DV} \\ V_{DD} = \mathfrak{Z}_{DV} \end{array}$
All analog off, WDT off (Hibernate mode) (Note 5)	IPD4 IPD4		0.9 1.5	12 26	A A A	VDD = 3.0V VQD = 4.0V
Operating Supply Current (Note 2	, 4)		$\overline{\frown}$	\square	$\langle \rangle$	\checkmark
Internal oscillator mode	I _{DD}	_	22	ТВД	mA	Fosc = 4 MHz, VDD = 5.5V
			1.1	TBD	mA	Fosc = 4 MHz, VDD = 3.0V
HS oscillator mode			2.4 1.2 10	TBD TBD TBD	mA mA mA	Fosc = 4 MHz, VDD = 5.5V Fosc = 4 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.5V

These parameters are characterized but not tested.

† Data in "Typ" column is at 50, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD.

 $\overline{\text{MCLR}} \neq V_{\text{DD}}$; WDT enabled/disabled as specified.

- 3: Measured with all inputs at rails, no DC loads. IPD1 measured with internal oscillator active.
- 4: IDD values of individual analog module cannot be tested independently but are characterized.
- 5: Worst-case IPD conditions with all configuration bits unprogrammed. Programming configuration bits may reduce IPD.





TABLE 13-8: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0		the second secon	PIC14900 must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		Vμs ^	PIC14000 must operate at a minimum of 10 MHz
			I ² C Module	1.5 ICY	$\langle \mathcal{H} \rangle$	\searrow	
101	TLOW	Clock low time	100 kHz mode	4:7	\rightarrow	μs	PIC14000 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	> -	μs	PIC14000 must operate at a minimum of 10 MHz
			I ² C Module	1.5 Ter	—		
102	TR	SDA and SCL rise	100 kHz mode	<u> </u>	1000	ns	
		time	400 kHz mode	20+0.1 C _b	300	ns	C _b is specified to be from 10-400 pF
103	TF	SDA and SCL fall	100 kHz mode	—	300	ns	
		time	400 kHz mode	20+0.1 C _b	300	ns	C _b is specified to be from 10-400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	-	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
	//)	$ \leq \vee $	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
	$\langle \langle \langle \rangle \rangle$	~	400 kHz mode	100		ns	
×92	Tsu:sto	STOP condition setup	100 kHz mode	4.7		μs	
	`	time	400 kHz mode	0.6		μs	
109 <	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
	\geq	CIOCK	400 kHz mode	—		ns	
110	TBUF	Bus free time	100 kHz mode	4.7	-	μs	Time the bus must be free
			400 kHz mode	1.3	-	μs	before a new transmission can start
	Cb	Bus capacitive loading		—	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of STARTs or STOPs.
2: A fast-mode l²C-bus device can be used in a standard-mode l²C-bus system, but the requirement

2: A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement ts∪:DAT≥250ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+ts∪:DAT=1000+250=1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.



Standard Operating Condition	ions (unless otherwise stated)
------------------------------	--------------------------------

Characteristic	Sym.	Min.	Тур.	Max.	Units	Conditions	Notes	
perating temperature: $-40^{\circ}C \le TA \le +35^{\circ}C$ for industrial $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial DD range: 2.7V (min) to 6.0V (max) unless otherwise stated.								

Programmable Reference Comparator(s)

Input Offset Voltage	ioff(comp)	-10	3	10	mV	Tested at 0.5V common-mode voltage	
Input Common Mode Voltage Range	cmr(comp)	0	—	VDD-1.4	V		1
Differential Voltage Gain	gain(comp)	_	80	—	dB		1
Common Mode Rejection Ratio	cmrr(comp)	—	60	—	dB	VDD = 5V, TA = 25°C, over common-prode range	1
Power Supply Rejection Ratio	psrr(comp)	—	55	—	dB	TA = 25°C, VDDmin to VDDmax	1
Operating Current (on)	idd(comp)	_	10	20	μΑ	CMOFE = 0	2
Operating Current (off)	idd(comp)		0	—	μΑ	CMOFF = 1	2

Level-Shift Network(s)

Input Current (RA1/RD5 pin)	iin(lvs)	-3.4	-4.8	-6.2	HA	TA = 25°C, RA1/RD5 = 0V (SUM	
Output Voltage	vo(lvs)	0.37	0.46	0.55	X	TA = 25°C, RA1/RD5 = 0V, (SUM pin is open)	
Zeroing Mismatch Error	zm(lvs)	_	0.02		%		1
Output Voltage Temperature Coefficient	tc(lvs)		0.39	\bigtriangledown	%/°C	From Tmin to Tmax	1
Output Voltage Supply Sensitivity	ss(lvs)	$\left\langle f \right\rangle$	0.2	>-	%/V	From VDDmin to VDDmax	1
Operating Current (network on)	idd(lvs)	_//	5	15	μΑ	LSOFF = 0	2
Operating Current (network off)	idd(lvs)		0	—	μΑ	LSOFF = 1	2

Standard Operating Conditions (unless otherwise stated)

Operating Temperature:	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial
	$0^{\circ}C \le TA \le +70^{\circ}C$ for commercial
VDD range: 2.7V (min) to	6.0V (max) unless otherwise stated.

Characteristic	Sym.	Min.	Тур.	Max.	Units	Conditions	Notes
Calibration Accuracy			-	-	All parameters calibrated at VDD = 5V, TA = 25°C unless noted.	3, 5	
				Accu	racy		
Parameter	Sym.	Resolution	Units	Тур	Max	Conditions	Notes
Slope Reference Ratio	Kref	0.015%	—	.02%	_		
Bandgap Reference Voltage	KBG	10	μV	.01%	_		
Temperature Sensor Output Voltage	VTHERM	20	μV	.02%	_		
Temperature Sensor Slope Coefficient	Ктс	0.33	μV/°C	6.7%	_	Calibrated at 25°C and Tmax	
Internal Oscillator Frequency	Fosc	10.0	kHz	0.14%	_		
Watchdog Timer Time-out Period	Twdt	1	ms	0.5 ms			

Notes for the analog specifications:

Note 1: This parameter is characterized but not tested.

Note 2: IDD values of individual analog module cannot be tested independently but are characterized.

Note 3: Calibration temp accuracy is $\pm 1^{\circ}$ C typical, $\pm 2^{\circ}$ C max.

Note 4: Guaranteed by design.

Note 5: Refer to AN621 for further information on calibration parameters and accuracy.

Calculations:

Temperature coefficients are calculated as:

tc = (value @TMAX - value @TMIN) / ((TMAX-TMIN) * Average(value @TMAX,value @TMIN))

Temperature coefficient for the internal temperature sensor is calculated as:

tc sensor = (sensor voltage @ TMAX - sensor voltage @ 25°C) / (TMAX - 25°C)

Temperature coefficients for the bandgap reference and programmable current source are calculated as

the larger TC from 25°C to either TMIN or TMAX

Supply sensitivities are calculated as:

ss = (value@VDDMAX - value@VDDMIN)/((VDDMAX - VDDMIN)* ______Average(value@VDDMAX, value@VDDMIN))

Programmable current source output sensitivity is calculated as:

FIGURE 14-5: SLOPE REFERENCE RATIO (KREF) vs. TEMPERATURE (TYPICAL DEVICES SHOWN)



FIGURE 14-6: PROGRAMMABLE REFERENCE OUTPUT vs. TEMPERATURE (TYPICAL)



PIC14000

Table 13-2:	CLKOUT and I/O Timing Requirements 1	113
Table 13-3:	Reset, Watchdog Timer, Oscillator	
	Start-up Timer And Power-up Timer	
	Requirements 1	114
Table 13-4:	Timer0 Clock Requirements 1	115
Table 13-5:	I ² C Bus Start/stop Bits Requirements 1	116
Table 13-8:	I ² C Bus Data Requirements 1	117
Table A-1:	Pin Compatible Devices1	141

PIC14000 PRODUCT IDENTIFICATION SYSTEM

To order or to obtain information (e.g., on pricing or delivery), please use the listed part numbers, and refer to the factory or the listed sales offices.

