

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f65k22t-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams – PIC18F8XK22



TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nome	Pin Number	Pin	Buffer	Description			
Pin Name	QFN/TQFP	Туре	Туре	Description			
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.			
Vdd	26, 38, 57	Р	—	Positive supply for logic and I/O pins.			
AVss	20	Р	_	Ground reference for analog modules.			
AVDD	19	Р	_	Positive supply for analog modules.			
ENVREG	18	Ι	ST	Enable for on-chip voltage regulator.			
Vddcore/Vcap Vddcore Vcap	10	Р	_	Core logic power or external filter capacitor connection. External filter capacitor connection (regulator enabled/disabled).			
Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels ST = Schmitt Trigger input with CMOS levels							

= Input

= Power Ρ

L

 $I^2C = I^2C^{TM}/SMBus$

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K22 and PIC18F85K22 devices.

4: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

0

OD

= Output

= Open-Drain (no P diode to VDD)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	INTSRC: Inter	rnal Oscillator I	_ow-Frequenc	y Source Selec	t bit		
	1 = 31.25 kH	z device clock o	derived from 10	6 MHz INTOSC	source (divide-	by-512 enabled	d, HF-INTOSC)
	0 = 31 kHz de	evice clock der	ived from INT	RC 31 kHz oscil	lator (LF-INTO	ISC)	
bit 6	PLLEN: Frequence	uency Multiplie	r PLL Enable I	oit			
	1 = PLL is en	abled					
	0 = PLL is dis	sabled					
bit 5-0	TUN<5:0>: Fa	ast RC Oscillate	or (INTOSC) F	requency Tunir	ng bits		
	011111 = Ma	ximum frequen	ю				
	•	•					
	•	•					
	000001 = Ce	nter frequency:	fast RC oscill	ator is running :	at the calibrate	d frequency	
	111111	nici nequency,				ancqueriey	
	•	•					
	•	•					
	100000 = Mir	nimum frequen	су				

REGISTER 3-3: OSCTUNE: OSCILLATOR TUNING REGISTER

8.3 Wait States

While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations.

To compensate for this, the External Memory Bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT Configuration bit. When enabled, the amount of delay is set by the WAIT<1:0> bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time and is added following the instruction cycle when the table operation is executed. The range is from no delay to 3 Tcy (default value).

8.4 Port Pin Weak Pull-ups

With the exception of the upper address lines, A<19:16>, the pins associated with the External Memory Bus are equipped with weak pull-ups. The pull-ups are controlled by the upper three bits of the PADCFG1 register (PADCFG1<7:5>). They are named RDPU, REPU and RJPU, and control pull-ups on PORTD, PORTE and PORTJ, respectively. Setting one of these bits enables the corresponding pull-ups for that port. All pull-ups are disabled by default on all device Resets.

In Extended Microcontroller mode, the port pull-ups can be useful in preserving the memory state on the external bus while the bus is temporarily disabled (EBDIS = 1).

8.5 Program Memory Modes and the External Memory Bus

The PIC18F87K22 family of devices is capable of operating in one of two program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the program memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The Reset value of EBDIS ('0') is ignored and the ABW pins behave as I/O ports.

In **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing table read/table write operations on the external program memory space, the pins will have the external bus function.

If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to the external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state, the \overline{CE} , \overline{OE} , WRH, WRL, UB and LB signals are '1', and ALE and BA0 are '0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A<19:16> (PORTH<3:0>) continue to function as I/O.

In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Master Port (PMP) and serial communication modules which would otherwise take priority over the I/O port.

8.6 16-Bit Data Width Modes

In 16-Bit Data Width mode, the external memory interface can be connected to external memories in three different configurations:

- 16-Bit Byte Write
- 16-Bit Word Write
- 16-Bit Byte Select

The configuration to be used is determined by the WM<1:0> bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the Address bits, AD<15:0>, are available on the external memory interface bus. Following the address latch, the Output Enable (OE) signal will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable (CE signal) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RA0/AN0/ULPWU	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.		
		1	I	TTL	PORTA<0> data input; disabled when analog input is enabled.		
	AN0	1	I	ANA	A/D Input Channel 0. Default input configuration on POR; does not affect digital output.		
	ULPWU	1	Ι	ANA	Ultra Low-Power Wake-up input.		
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.		
		1	Ι	TTL	PORTA<1> data input; disabled when analog input is enabled.		
	AN1	1	I	ANA	A/D Input Channel 1. Default input configuration on POR; does not affect digital output.		
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input.		
		1	Ι	TTL	PORTA<2> data input; disabled when analog functions are enabled.		
	AN2	1	Ι	ANA	A/D Input Channel 2. Default input configuration on POR.		
	VREF-	1	Ι	ANA	A/D and comparator low reference voltage input.		
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.		
		1	Ι	TTL	PORTA<3> data input; disabled when analog input is enabled.		
	AN3	1	I	ANA	A/D Input Channel 3. Default input configuration on POR.		
	VREF+	1	Ι	ANA	A/D and comparator high reference voltage input.		
RA4/T0CKI	RA4	0	0	DIG	LATA<4> data output.		
		1	Ι	ST	PORTA<4> data input. Default configuration on POR.		
	TOCKI	x	Ι	ST	Timer0 clock input.		
RA5/AN4/T1CKI/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.		
T3G/HLVDIN		1	Ι	TTL	PORTA<5> data input; disabled when analog input is enabled.		
	AN4	1	Ι	ANA	A/D Input Channel 4. Default configuration on POR.		
	T1CKI	x	Ι	ST	Timer1 clock input.		
	T3G	x	Ι	ST	Timer3 external clock gate input.		
	HLVDIN	1	Ι	ANA	High/Low-Voltage Detect (HLVD) external trip point input.		
OSC2/CLKO/RA6	OSC2	x	0	ANA	Main oscillator feedback output connection (HS, XT and LP modes).		
	CLKO	x	0	DIG	System cycle clock output (Fosc/4, EC and INTOSC modes).		
	RA6	0	0	DIG	LATA<6> data output; disabled when FOSC2 Configuration bit is set.		
		1	Ι	TTL	PORTA<6> data input; disabled when FOSC2 Configuration bit is set.		
OSC1/CLKI/RA7	OSC1	x	Ι	ANA	Main oscillator input connection (HS, XT and LP modes).		
	CLKI	x	Ι	ANA	Main external clock source input (EC modes).		
	RA7	0	0	DIG	LATA<7> data output; disabled when FOSC2 Configuration bit is set.		
		1	Ι	TTL	PORTA<7> data input; disabled when FOSC2 Configuration bit is set.		

TABLE 12-1: PORTA FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as 'x'.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TMRxCS1	TMRxCS0	TxCKPS1	TxCKPS0	SOSCEN	TXSYNC	RD16	TMRXON			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
h # 7 0	TND::00 4.0	Time of the		-4 h :4-						
DIL 7-0		>: Timerx Cloc	nonde on the							
	SOSCEN = 0		pends on the s	SOSCEN DIL						
	External clock	from the T1CI	<i (on="" pin="" r<="" td="" the=""><td>ising edge).</td><td></td><td></td><td></td></i>	ising edge).						
	SOSCEN = 1	<u>.</u>								
	Depending on	the SOSCSEL	fuses, either a	a crystal oscillato	or on the SOS	CI/SOSCO pin	s or an external			
	01 = Timerx c	lock source is	the system clo	ck (Fosc)(1)						
	00 = Timerx o	lock source is	the instruction	clock (Fosc/4)						
bit 5-4	TxCKPS<1:0	>: Timerx Input	Clock Presca	le Select bits						
	11 = 1:8 Pres	cale value								
	10 = 1:4 Pres	cale value								
	00 = 1:1 Pres	cale value								
bit 3	SOSCEN: SC	SC Oscillator I	Enable bit							
	1 = SOSC/SC	LKI are enable	ed for Timerx (I	based on the S0	OSCSEL fuses	;)				
	0 = SOSC/SC	CLKI are disable	ed for Timerx a	and TxCKI is en	abled					
bit 2	TxSYNC: Tim (Not usable if	erx External C	lock Input Syn	chronization Co Timer1/Timer3.	ontrol bit					
	When TMRxC	hen TMRxCS<1:0> = 10 :								
	1 = Do not sy	nchronize exte	rnal clock inpu	t						
	0 = Synchron	ize external clo	input							
	This bit is igno	; <u>S<1:0> = 0x:</u> pred; Timer3 us	ses the interna	l clock.						
bit 1	RD16: 16-Bit	Read/Write Mc	de Enable bit							
	1 = Enables r 0 = Enables r	egister read/wr egister read/wr	ite of Timerx ir ite of Timerx ir	n one 16-bit ope n two eight-bit o	ration perations					
bit 0	TMRxON: Tin	nerx On bit								
	1 = Enables T	īmerx								
	0 = Stops Tim	ierx								

REGISTER 16-1: TxCON: TIMERx CONTROL REGISTER

Note 1: The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

TMRxGE						
TxGPOL						
TxGSPM						
TxGTM						
TxGGO/ TxDONE	Set by Software				Cleared by Falling Edg	Hardware on ge of TxGVAL
TxG_IN	Rising Edge of TxG]	1
ТхСКІ						
TxGVAL					; 1;	
imer3/5/7	Ν	N+1	N + 2	N + 3	N + 4	
	Cleared by Software		Set by H Falling Edge	lardware on	, , ,	Cleared by

FIGURE 16-5: TIMER3/5/7 GATE SINGLE PULSE AND TOGGLE COMBINED MODE

16.5.5 TIMER3/5/7 GATE VALUE STATUS

When Timer3/5/7 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit (TxGCON<2>). The TxGVAL bit is valid even when the Timer3/5/7 gate is not enabled (TMRxGE bit is cleared).

16.5.6 TIMER3/5/7 GATE EVENT INTERRUPT

When the Timer3/5/7 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIRx register will be set. If the TMRxGIE bit in the PIEx register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer3/5/7 gate is not enabled (TMRxGE bit is cleared).

TABLE 18-4:ALRMVAL REGISTER
MAPPING

	Alarm Value Register Window					
ALRIVIPIR (1.0>	ALRMVALH	ALRMVALL				
0 0	ALRMMIN	ALRMSEC				
01	ALRMWD	ALRMHR				
10	ALRMMNTH	ALRMDAY				
11	—	—				

18.2.9 CALIBRATION

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than three seconds per month.

To perform this calibration, find the number of error clock pulses and store the value into the lower half of the RTCCAL register. The eight-bit, signed value, loaded into RTCCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute.

To calibrate the RTCC module:

- 1. Use another timer resource on the device to find the error of the 32.768 kHz crystal.
- 2. Convert the number of error clock pulses per minute (see Equation 18-1).

EQUATION 18-1: CONVERTING ERROR CLOCK PULSES

(Ideal Frequency (32,758) – Measured Frequency) * 60 = Error Clocks per Minute

- If the oscillator is *faster* than ideal (negative result from Step 2), the RCFGCALL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.
- If the oscillator is *slower* than ideal (positive result from Step 2), the RCFGCALL register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter, once every minute.
- 3. Load the RTCCAL register with the correct value.

Writes to the RTCCAL register should occur only when the timer is turned off or immediately after the rising edge of the seconds pulse.

Note:	In determining the crystal's error value, it							
	is the user's responsibility to include the							
	crystal's initial error from drift due to							
	temperature or crystal aging.							

18.3 Alarm

The Alarm features and characteristics are:

- Configurable from half a second to one year
- Enabled using the ALRMEN bit (ALRMCFG<7>, Register 18-4)
- · Offers one-time and repeat alarm options

18.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. The bit will not be cleared if the CHIME bit = $1 \text{ or if ALRMRPT} \neq 0$.

The interval selection of the alarm is configured through the ALRMCFG bits (AMASK<3:0>); see Figure 18-5. These bits determine which, and how many, digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The number of times this occurs, after the alarm is enabled, is stored in the ALRMRPT register.

Note: While the alarm is enabled (ALRMEN = 1), changing any of the registers, other than the RTCCAL, ALRMCFG and ALRMRPT registers and the CHIME bit, can result in a false alarm event leading to a false alarm interrupt. To avoid this, only change the timer and alarm values while the alarm is disabled (ALRMEN = 0). It is recommended that the ALRMCFG and ALRMRPT registers and CHIME bit be changed when RTCSYNC = 0.

21.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 21-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 7	SMP: Sample SPI Master m 1 = Input data 0 = Input data SPI Slave mo SMP must be	e bit ode: a is sampled at a is sampled at <u>de:</u> cleared when a	the end of data the middle of c SPI is used in a	a output time lata output time Slave mode.	9				
bit 6	CKE: SPI Clock Select bit ⁽¹⁾ 1 = Transmit occurs on the transition from active to Idle clock state								
bit 5	D/A: Data/Ade Used in I ² C™	D/A: Data/Address bit Used in I ² C™ mode only							
bit 4	P: Stop bit Used in I ² C mode only. This bit is cleared when the MSSPx module is disabled: SSPEN is cleared.								
bit 3	S: Start bit Used in I ² C mode only.								
bit 2	R/W : Read/Write Information bit								
bit 1	UA: Update Address bit								
bit 0	 Used in FC mode only. BF: Buffer Full Status bit (Receive mode only) 1 = Receive is complete, SSPxBUF is full 0 = Receive is not complete, SSPxBUF is empty 								

Note 1: Polarity of clock state is set by the CKP bit (SSPxCON1<4>).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾				
bit 7	·						bit 0				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
<u> </u>											
bit 7	GCEN: Gene	ral Call Enable	bit								
	Unused in Ma	aster mode.									
bit 6	ACKSTAT: A	cknowledge Sta	tus bit (Maste	r Transmit mod	e only)						
	1 = Acknowle 0 = Acknowle	edge was not re edge was receiv	ceived from slave	ave							
bit 5	ACKDT: Ack	nowledge Data	bit (Master Re	ceive mode onl	y) ⁽¹⁾						
	1 = Not Ackn 0 = Acknowle	owledge edge									
bit 4	ACKEN: Ack	ACKEN: Acknowledge Sequence Enable bit ⁽²⁾									
	1 = Initiates	Acknowledge	sequence on	SDAx and SO	CLx pins and	I transmits ACF	KDT data bit.				
	0 = Acknowl	0 = Acknowledge sequence is Idle									
bit 3	RCEN: Rece	ive Enable bit (I	Master Receiv	e mode only)(2)							
	1 = Enables I	、 Receive mode f	or I ² C™	3,							
	0 = Receive i	s Idle									
bit 2	PEN: Stop C	ondition Enable	bit ⁽²⁾								
	1 = Initiates 3	1 = Initiates Stop condition on SDAx and SCLx pins. Automatically cleared by hardware.									
hit 1	RSEN: Rene	ated Start Cond	lition Enable b	it(2)							
	1 = Initiates	Repeated Start	condition on S	DAx and SCLx	pins. Automa	tically cleared by	v hardware.				
	0 = Repeate	d Start condition	n is Idle		p		,				
bit 0	SEN: Start C	ondition Enable	bit ⁽²⁾								
	1 = Initiates S	Start condition o	n SDAx and S	CLx pins. Autor	matically clear	ed by hardware					
	0 = Start con	dition is Idle									
Note 4.	Value that will be	transmitted wh	on the user ini	tiates an Ackno	wladaa saaya	ance at the end o					

REGISTER 21-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C[™] MASTER MODE)

2: If the l²C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

PIC18F87K22 FAMILY

FIGURE 21-11: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESS)



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0		
CSRC	; ТХ9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D		
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable bit		U = Unimplen	nented bit, rea	ıd as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
hit 7		k Source Select	bit						
	Asynchronoi	Asynchronous mode:							
	Synchronou	s mode [.]							
	1 = Master r 0 = Slave m	1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source)							
bit 6	TX9: 9-Bit T	ransmit Enable b	it						
	1 = Selects	1 = Selects 9-bit transmission							
	0 = Selects 8	0 = Selects 8-bit transmission							
bit 5	TXEN: Trans	smit Enable bit ⁽¹⁾							
	1 = Transmi	it is enabled							
1.11.4									
DIT 4	1 - Synchro	ART Mode Selec	t dit						
	0 = Asynchro	onous mode							
bit 3	SENDB: Set	nd Break Charac	ter bit						
	Asynchrono	Asynchronous mode:							
	1 = Send Sy	1 = Send Sync Break on next transmission (cleared by hardware upon completion)							
	0 = Sync Bre	eak transmission	nas complet	ed					
	Don't care.	s mode.							
bit 2	BRGH: High	n Baud Rate Sele	ect bit						
	Asynchrono	<u>us mode:</u>							
	1 = High spe	eed							
	0 = Low spe	ed a modo:							
	Unused in th	nis mode.							
bit 1	TRMT: Trans	smit Shift Registe	er Status bit						
	1 = TSR is e 0 = TSR is f	empty ull							
bit 0	TX9D: 9th b	it of Transmit Da	ta						
	Can be addr	ress/data bit or a	parity bit.						
Note 1:	SREN/CREN ov	verrides TXEN in	Sync mode.						

REGISTER 22-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

23.2.2 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is where the 12-bit A/D result and extended sign bits (ADSGN) are loaded at the completion of a conversion. This register pair is 16 bits wide. The A/D module gives the flexibility of left or right justifying the 12-bit result in the 16-Bit Result register. The A/D Format Select bit (ADFM) controls this justification. Figure 23-3 shows the operation of the A/D result justification and location of the extended sign bits (ADSGN). The extended sign bits allow for easier 16-bit math to be performed on the result. The results are represented as a two's compliment binary value. This means that when sign bits and magnitude bits are considered together in right justification, the ADRESH and ADRESL registers can be read as a single signed integer value.

When the A/D Converter is disabled, these 8-bit registers can be used as two general purpose registers.

FIGURE 23-3: A/D RESULT JUSTIFICATION



27.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. By working with other on-chip analog modules, the CTMU can precisely measure time, capacitance and relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The module includes these key features:

- Up to 24 channels available for capacitive or time measurement input
- · On-chip precision current source
- Four-edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence

FIGURE 27-1: CTMU BLOCK DIAGRAM

- Control of response to edges
- · Time measurement resolution of 1 nanosecond
- · High-precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Accurate current source suitable for capacitive measurement

The CTMU works in conjunction with the A/D Converter to provide up to 24 channels for time or charge measurement, depending on the specific device and the number of A/D channels available. When configured for time delay, the CTMU is connected to one of the analog comparators. The level-sensitive input edge sources can be selected from four sources: two external inputs or the ECCP1/ECCP2 Special Event Triggers.

The CTMU special event can trigger the Analog-to-Digital Converter module.

Figure 27-1 provides a block diagram of the CTMU.



28.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the LF-INTOSC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 28-4) is accomplished by creating a sample clock signal, which is the output from the LF-INTOSC, divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor (CM) latch. The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 28-5). This causes the following:

- The FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>)
- The device clock source switches to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the Fail-Safe condition)
- · The WDT is reset

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing-sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 28.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

The FSCM will detect only failures of the primary or secondary clock sources. If the internal oscillator block fails, no failure would be detected nor would any action be possible.

28.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTOSC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTOSC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF<2:0> bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed, and decreasing the likelihood of an erroneous time-out.

28.5.2 EXITING FAIL-SAFE OPERATION

The Fail-Safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the Oscillator mode, such as the OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.



28.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Clock Monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the Oscillator Failure Interrupt Flag bit is enabled (OSCFIF = 1). If enabled, code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

28.5.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events. For Oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (when the OST and PLL timers have timed out).

This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTOSC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, also prevents the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in **Section 28.4.1 "Special Considerations for Using Two-Speed Start-up"**, it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.

Syntax:RRNCFf {,d {,a}}Operands: $0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$ Operation: $(f < n >) \rightarrow dest < n - 1 >$, $(f < 0 >) \rightarrow dest < 7 >$ Status Affected:N, ZEncoding: 0100 $00da$ Description:The contents of register 'f' are one bit to the right. If 'd' is '0', t is placed in W. If 'd' is '1', the r placed back in register 'f'.If 'a' is '0', the Access Bank wi selected, overriding the BSR value.If 'a' is '0' and the extended inc.	ffff rotated the result result is Il be alue. If 'a'		
Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $a \in [0,1]$ Operation: $(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow dest < 7 >$ Status Affected:N, ZEncoding: 0100 $00da$ Description:The contents of register 'f' are one bit to the right. If 'd' is '0', ti is placed in W. If 'd' is '1', the r placed back in register 'f'.If 'a' is '0', the Access Bank wi selected, overriding the BSR value.If 'a' is '0' and the extended inc.	ffff rotated the result result is Il be alue. If 'a'		
Operation: $(f) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>Status Affected:N, ZEncoding:010000daDescription:The contents of register 'f' areone bit to the right. If 'd' is '0', tis placed in W. If 'd' is '1', the rplaced back in register 'f'.If 'a' is '0', the Access Bank wiselected, overriding the BSR value.If 'a' is '0' and the extended inc.$	ffff rotated the result result is Il be alue. If 'a'		
Status Affected: N, Z Encoding: 0100 00da ffff Description: The contents of register 'f' are one bit to the right. If 'd' is '0', tis placed in W. If 'd' is '1', the r placed back in register 'f'. If 'a' is '0', the Access Bank wi selected, overriding the BSR value. If 'a' is '0' and the extended inc.	ffff rotated the result result is Il be alue. If 'a'		
Encoding: 0100 00da ffff Description: The contents of register 'f' are one bit to the right. If 'd' is '0', t is placed in W. If 'd' is '1', the r placed back in register 'f'. If 'a' is '0', the Access Bank wi selected, overriding the BSR value. If 'a' is '0' and the extended inc.	ffff rotated the result result is Il be alue. If 'a'		
Description: The contents of register 'f' are one bit to the right. If 'd' is '0', the is placed in W. If 'd' is '1', the right placed back in register 'f'. If 'a' is '0', the Access Bank with selected, overriding the BSR va- is '1', then the bank will be seleved per the BSR value. If 'a' is '0' and the extended incomestion of the seleved per the BSR value.	rotated the result result is Il be alue. If 'a'		
If 'a' is 'o', the Access Bank wi selected, overriding the BSR va is '1', then the bank will be sele per the BSR value.	ll be alue. If 'a'		
If 'a' is '0' and the extended in	ected as		
If 'a' is '0' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details			
register f]-•		
Words: 1			
Cycles: 1			
Q Cycle Activity:			
Q1 Q2 Q3	Q4		
Decode Read Process W register 'f' Data des	/rite to stination		
Example 1: RRNCF REG, 1, 0			
Before Instruction REG = 1101 0111			
$REG = 1110 \ 1011$			
Example 2: RRNCF REG, 0, 0			
Before Instruction W = ?			
REG = 1101 0111			

SETF	Set f							
Syntax:	SETF f{,	a}						
Operands:	$0 \le f \le 255$ a $\in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Operation:	$FFh\tof$							
Status Affected:	None	None						
Encoding:	0110	100a	ffff	ffff				
Description:	The contents of the specified register are set to FFh.							
	lf 'a' is '0', f lf 'a' is '1', f GPR bank.	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.						
If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details								
Words:	1	1						
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proces Data	ss reį	Write gister 'f'				
Example: Before Instructi REG After Instructior REG	SETF on = 54 I = FF	REG Nh	1,1					

30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.





-					<u> </u>		
Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Thigh	Clock High Time	100 kHz mode	4.0	_	μS	
			400 kHz mode	0.6	_	μS	
			MSSP module	1.5 TCY	_		
101 TLOW	TLOW	Clock Low Time	100 kHz mode	4.7	_	μS	
			400 kHz mode	1.3	—	μS	
			MSSP module	1.5 TCY	—		
102 TR	Tr	SDAx and SCLx Rise Time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
103	Tf	SDAx and SCLx Fall Time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90 T	Tsu:sta	Start Condition Setup Time	100 kHz mode	4.7	_	μS	Only relevant for Repeated Start condition
			400 kHz mode	0.6	—	μS	
91	THD:STA	A Start Condition Hold Time	100 kHz mode	4.0	—	μS	After this period, the first clock
			400 kHz mode	0.6	_	μS	pulse is generated
106	6 Thd:dat	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μS	
107	107 TSU:DAT	DAT Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	Tsu:sto	STO Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)
			400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free before
			400 kHz mode	1.3	—	μS	a new transmission can start
D102	Св	Bus Capacitive Loading			400	pF	

TABLE 31-22: I²C[™] BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.

CONFIG3H (Configuration 3 High)	410
CONFIG3L (Configuration 3 Low)	409
CONFICAL (Configuration 4 Low)	111
	411
CONFIG5H (Configuration 5 High)	413
CONFIG5L (Configuration 5 Low)	412
CONFIG6H (Configuration 6 High)	415
CONFIGEL (Configuration 6 Low)	111
CONFICIE (Configuration 7 Link)	447
CONFIG/H (Configuration / High)	417
CONFIG7L (Configuration 7 Low)	416
CTMUCONH (CTMU Control High)	386
CTMUCONI (CTMU Control Low)	387
	200
	300
CVRCON (Comparator Voltage	
Reference Control)	375
DAY (Day Value)	233
DEVID1 (Device ID 1)	418
	440
DEVID2 (Device ID 2)	418
ECCPxAS (ECCPx Auto-Shutdown Control)	273
ECCPxDEL (Enhanced PWM Control)	276
EECON1 (Data EEPROM Control 1)	134
	440
EECONT (EEPROM Control 1)	113
HLVDCON (High/Low-Voltage Detect Control)	379
HOUR (Hour Value)	234
INTCON (Interrupt Control)	143
INTCON2 (Interrupt Control 2)	144
	144
IN I CON3 (Interrupt Control 3)	145
IPR1 (Peripheral Interrupt Priority 1)	157
IPR2 (Peripheral Interrupt Priority 2)	158
IPP3 (Perinheral Interrupt Priority 3)	150
IDD4 (Device leased lease must Deisvite 4)	155
IPR4 (Peripheral Interrupt Priority 4)	159
IPR5 (Peripheral Interrupt Priority 5)	160
IPR6 (Peripheral Interrupt Priority 6)	161
MEMCON (External Memory Bus Control)	122
	224
	234
MONTH (Month Value)	233
ODCON1 (Peripheral Open-Drain Control 1)	167
ODCON2 (Peripheral Open-Drain Control 2)	168
ODCON3 (Peripheral Open-Drain Control 3)	160
	100
	/I I-
	45
OSCCON2 (Oscillator Control 2)	45 214
OSCCON2 (Oscillator Control)	45 214 47
OSCCON (Oscillator Control) OSCCON2 (Oscillator Control 2)	45 214 47 230
OSCCON2 (Oscillator Control)	45 214 47 230
OSCCON2 (Oscillator Control 2)	45 214 47 230 152
OSCCON2 (Oscillator Control)	45 214 47 230 152 153
OSCCON2 (Oscillator Control) OSCCON2 (Oscillator Control 2) OSCTUNE (Oscillator Tuning) PADCFG1 (Pad Configuration) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3)	45 214 47 230 152 153 154
OSCCON (Oscillator Control) OSCCON2 (Oscillator Control 2)	45 214 47 230 152 153 154 154
OSCCON2 (Oscillator Control 2)	45 214 47 230 152 153 154 154 155
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 154 155
OSCCON (Oscillator Control) OSCCON2 (Oscillator Control 2)	45 214 47 230 152 153 154 154 155 156
OSCCON (Oscillator Control) OSCCON2 (Oscillator Control 2) OSCCON2 (Oscillator Control 2) PADCFG1 (Pad Configuration) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 3) PIE5 (Peripheral Interrupt Enable 4) PIE5 (Peripheral Interrupt Enable 5) PIE6 (Peripheral Interrupt Enable 6) PIR1 (Peripheral Interrupt Request (Flag) 1)	45 214 47 230 152 153 154 155 156 146
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 154 155 156 146 147
OSCCON2 (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 148
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 148 149
OSCCON (Oscillator Control) OSCCON2 (Oscillator Control) OSCCON2 (Oscillator Control 2) OSCTUNE (Oscillator Tuning) PADCFG1 (Pad Configuration) PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2) PIE3 (Peripheral Interrupt Enable 3) PIE4 (Peripheral Interrupt Enable 4) PIE5 (Peripheral Interrupt Enable 5) PIE6 (Peripheral Interrupt Enable 6) PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR4 (Peripheral Interrupt Request (Flag) 4) PIR5 (Peripheral Interrupt Request (Flag) 4) PIR5 (Peripheral Interrupt Request (Flag) 5)	45 214 47 230 152 153 154 155 156 146 147 148 149
OSCCON (Oscillator Control) OSCCON2 (Oscillator Control 2)46, OSCTUNE (Oscillator Tuning)	45 214 47 230 152 153 154 155 156 146 147 148 149
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151 68
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 150 151 68 67
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151 68 67 66
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151 68 67 66
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 168 67 66
OSCCON (Oscillator Control 2)	45 214 47 230 152 153 154 155 156 146 147 155 156 147 150 151 68 67 66 190
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151 68 67 66 65 190 277
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 155 156 147 148 149 150 66 190 277 2162
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 148 149 151 68 66 190 277 162 2320
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151 66 66 66 190 277 162 329
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 148 149 150 151 68 67 66 65 190 277 162 329 54
OSCCON (Oscillator Control)	45 214 47 230 152 153 154 155 156 146 147 155 156 146 147 159 150 151 68 67 66 65 190 277 162 329 54 232

RTCCEG (RTCC Configuration)	229
	004
SECOND (Second value)	234
SSPxCON1 (MSSPx Control 1, I ² C Mode)	293
SSPxCON1 (MSSPx Control 1, SPI Mode)	283
CCDyCON2 (MCCDy Control 2)	
SSFXCONZ (INSSFX CONTION Z,	
I ² C Master Mode)	294
SSPxCON2 (MSSPx Control 2	
1 ² C Slave Meda)	205
	295
SSPxMSK (I ² C Slave Address Mask,	
7-Bit Masking Mode)	295
SSPYSTAT (MSSPy Status 12C Mode)	202
	232
SSPxSTAT (MSSPx Status, SPI Mode)	282
STATUS	104
STKPTR (Stack Pointer)	90
	400
IUCON (TIMERU CONTROL)	193
T1CON (Timer1 Control)	197
T1GCON (Timer1 Gate Control)	198
	100
12CON (Timerz Control)	209
TxCON (Timerx Control, Timer3/5/7)	212
TxCON (Timerx Control Timer4/6/8/10/12)	224
TxCCON (Timory Cata Control)	010
TXGCON (TIMERX Gate Control)	213
TXSTAx (Transmit Status and Control)	328
WDTCON (Watchdog Timer Control)	420
WEEKDAY (Wookdoy Valuo)	
	233
YEAR (Year Value)	232
RESET	461
Posot	73
	70
Brown-out Reset (BOR)	73
Configuration Mismatch (CM)	73
MCLR During Power-Managed Modes	73
MOLD Normal Operation	70
MOLR, Normal Operation	73
Power-on Reset (POR)	73
RESET Instruction	73
Stock Full	70
Slack Full	73
Stack Underflow	73
Watchdog Timer (WDT)	73
Posots	103
	400
Brown-out Reset (BOR)	403
Oscillator Start-up Timer (OST)	403
Power-on Reset (POR)	403
	400
Power-up Timer (PWRT)	403
RETFIE	462
RFTI W	462
	462
	403
Return Address Stack	89
Return Stack Pointer (STKPTR)	90
Revision History	533
	5555
RLCF	463
RLNCF	464
RRCF	464
	465
	405
RTCC	
Alarm	240
Configuring	240
	240
Interrupt	241
Mask Settings	241
Alarm Value Registers	
	00-
(ALKINVALL, ALKINVALH)	235
Associated Alarm Value Registers	243
Associated Control Registers	243
Appopiated Value Desisters	040
Associated value Registers	243
Control Registers	229