




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | PIC                                                                                                                                                                   |
| Core Size                  | 8-Bit                                                                                                                                                                 |
| Speed                      | 64MHz                                                                                                                                                                 |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                             |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                                                                                                            |
| Number of I/O              | 53                                                                                                                                                                    |
| Program Memory Size        | 64KB (32K x 16)                                                                                                                                                       |
| Program Memory Type        | FLASH                                                                                                                                                                 |
| EEPROM Size                | 1K x 8                                                                                                                                                                |
| RAM Size                   | 4K x 8                                                                                                                                                                |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V                                                                                                                                                           |
| Data Converters            | A/D 16x12b                                                                                                                                                            |
| Oscillator Type            | Internal                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                     |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 64-TQFP                                                                                                                                                               |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k22t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic18f66k22t-i-pt</a> |

# PIC18F87K22 FAMILY

---

## 4.4.3 RC\_IDLE MODE

In RC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods.

From RC\_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable, after an interval of TIOBST (Parameter 38, Table 31-13). (For information on the HFIOFS/MFIOFS bits, see Table 4-3.)

Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCF bits were previously at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TcSD (Parameter 38, Table 31-13) following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

## 4.5 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals.

PIC18F87K22 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- Peripheral Enable bit, generically named XXXEN – Located in the respective module's main control register
- Peripheral Module Disable (PMD) bit, generically named, XXXMD – Located in one of the PMD<sub>x</sub> Control registers (PMD0, PMD1, PMD2 or PMD3)

Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach.

Most peripheral modules have an enable bit.

In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit.

There are four PMD registers in the PIC18F87K22 family devices: PMD0, PMD1, PMD2 and PMD3. These registers have bits associated with each module for disabling or enabling a particular peripheral.

# PIC18F87K22 FAMILY

## 6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy all of Bank 15 (F00h to FFFh) and the top part of Bank 14 (EF4h to EFFh).

A list of these registers is given in Table 6-1 and Table 6-2.

The SFRs can be classified into two sets: those associated with the “core” device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU’s STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as ‘0’s.

**TABLE 6-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F87K22 FAMILY**

| Addr. | Name                    | Addr. | Name                    | Addr. | Name     | Addr. | Name                 | Addr. | Name     | Addr. | Name <sup>(4)</sup>     |
|-------|-------------------------|-------|-------------------------|-------|----------|-------|----------------------|-------|----------|-------|-------------------------|
| FFFh  | TOSU                    | FDFh  | INDF2 <sup>(1)</sup>    | FBFh  | ECCP1AS  | F9Fh  | IPR1                 | F7Fh  | EECON1   | F5Fh  | RTCCFG                  |
| FFEh  | TOSH                    | FDEh  | POSTINC2 <sup>(1)</sup> | FBEh  | ECCP1DEL | F9Eh  | PIR1                 | F7Eh  | EECON2   | F5Eh  | RTCCAL                  |
| FFDh  | TOSL                    | FDDh  | POSTDEC2 <sup>(1)</sup> | FBDh  | CCPR1H   | F9Dh  | PIE1                 | F7Dh  | TMR5H    | F5Dh  | RTCVALH                 |
| FFCh  | STKPTR                  | FDCh  | PREINC2 <sup>(1)</sup>  | FBCh  | CCPR1L   | F9Ch  | PSTR1CON             | F7Ch  | TMR5L    | F5Ch  | RTCVALL                 |
| FFBh  | PCLATU                  | FDBh  | PLUSW2 <sup>(1)</sup>   | FBBh  | CCP1CON  | F9Bh  | OSCTUNE              | F7Bh  | T5CON    | F5Bh  | ALRMCFG                 |
| FFAh  | PCLATH                  | FDAh  | FSR2H                   | FBAh  | PIR5     | F9Ah  | TRISJ <sup>(2)</sup> | F7Ah  | T5GCON   | F5Ah  | ALMRPT                  |
| FF9h  | PCL                     | FD9h  | FSR2L                   | FB9h  | PIE5     | F99h  | TRISH <sup>(2)</sup> | F79h  | CCPR4H   | F59h  | ALRMVALH                |
| FF8h  | TBLPTRU                 | FD8h  | STATUS                  | FB8h  | IPR4     | F98h  | TRISG                | F78h  | CCPR4L   | F58h  | ALRMVALL                |
| FF7h  | TBLPTRH                 | FD7h  | TMR0H                   | FB7h  | PIR4     | F97h  | TRISF                | F77h  | CCP4CON  | F57h  | CTMUCONH                |
| FF6h  | TBLPTRL                 | FD6h  | TMR0L                   | FB6h  | PIE4     | F96h  | TRISE                | F76h  | CCPR5H   | F56h  | CTMUCONL                |
| FF5h  | TABLAT                  | FD5h  | T0CON                   | FB5h  | CVRCON   | F95h  | TRISD                | F75h  | CCPR5L   | F55h  | CTMUICONH               |
| FF4h  | PRODH                   | FD4h  | SPBRGH1                 | FB4h  | CMSTAT   | F94h  | TRISC                | F74h  | CCP5CON  | F54h  | CM1CON                  |
| FF3h  | PRODL                   | FD3h  | OSCCON                  | FB3h  | TMR3H    | F93h  | TRISB                | F73h  | CCPR6H   | F53h  | PADCFG1                 |
| FF2h  | INTCON                  | FD2h  | IPR5                    | FB2h  | TMR3L    | F92h  | TRISA                | F72h  | CCPR6L   | F52h  | ECCP2AS                 |
| FF1h  | INTCON2                 | FD1h  | WDTCON                  | FB1h  | T3CON    | F91h  | LATJ <sup>(2)</sup>  | F71h  | CCP6CON  | F51h  | ECCP2DEL                |
| FF0h  | INTCON3                 | FD0h  | RCON                    | FB0h  | T3GCON   | F90h  | LATH <sup>(2)</sup>  | F70h  | CCPR7H   | F50h  | CCPR2H                  |
| FEFh  | INDF0 <sup>(1)</sup>    | FCFh  | TMR1H                   | FAFh  | SPBRG1   | F8Fh  | LATG                 | F6Fh  | CCPR7L   | F4Fh  | CCPR2L                  |
| FEEh  | POSTINC0 <sup>(1)</sup> | FCEh  | TMR1L                   | FAEh  | RCREG1   | F8Eh  | LATF                 | F6Eh  | CCP7CON  | F4Eh  | CCP2CON                 |
| FEDh  | POSTDEC0 <sup>(1)</sup> | FCDh  | T1CON                   | FADh  | TXREG1   | F8Dh  | LATE                 | F6Dh  | TMR4     | F4Dh  | ECCP3AS                 |
| FECh  | PREINC0 <sup>(1)</sup>  | FCCh  | TMR2                    | FACH  | TXSTA1   | F8Ch  | LATD                 | F6Ch  | PR4      | F4Ch  | ECCP3DEL                |
| FEBh  | PLUSW0 <sup>(1)</sup>   | FCBh  | PR2                     | FABh  | RCSTA1   | F8Bh  | LATC                 | F6Bh  | T4CON    | F4Bh  | CCPR3H                  |
| FEAh  | FSR0H                   | FCAh  | T2CON                   | FAAh  | T1GCON   | F8Ah  | LATB                 | F6Ah  | SSP2BUF  | F4Ah  | CCPR3L                  |
| FE9h  | FSR0L                   | FC9h  | SSP1BUF                 | FA9h  | IPR6     | F89h  | LATA                 | F69h  | SSP2ADD  | F49h  | CCP3CON                 |
| FE8h  | WREG                    | FC8h  | SSP1ADD                 | FA8h  | HLVDCON  | F88h  | PORTJ <sup>(2)</sup> | F68h  | SSP2STAT | F48h  | CCPR8H                  |
| FE7h  | INDF1 <sup>(1)</sup>    | FC7h  | SSP1STAT                | FA7h  | PSPCON   | F87h  | PORTH <sup>(2)</sup> | F67h  | SSP2CON1 | F47h  | CCPR8L                  |
| FE6h  | POSTINC1 <sup>(1)</sup> | FC6h  | SSP1CON1                | FA6h  | PIR6     | F86h  | PORTG                | F66h  | SSP2CON2 | F46h  | CCP8CON                 |
| FE5h  | POSTDEC1 <sup>(1)</sup> | FC5h  | SSP1CON2                | FA5h  | IPR3     | F85h  | PORTF                | F65h  | BAUDCON1 | F45h  | CCPR9H <sup>(3)</sup>   |
| FE4h  | PREINC1 <sup>(1)</sup>  | FC4h  | ADRESH                  | FA4h  | PIR3     | F84h  | PORTE                | F64h  | OSCCON2  | F44h  | CCPR9L <sup>(3)</sup>   |
| FE3h  | PLUSW1 <sup>(1)</sup>   | FC3h  | ADRESL                  | FA3h  | PIE3     | F83h  | PORTD                | F63h  | EEADRH   | F43h  | CCP9CON <sup>(3)</sup>  |
| FE2h  | FSR1H                   | FC2h  | ADCON0                  | FA2h  | IPR2     | F82h  | PORTC                | F62h  | EEADR    | F42h  | CCPR10H <sup>(3)</sup>  |
| FE1h  | FSR1L                   | FC1h  | ADCON1                  | FA1h  | PIR2     | F81h  | PORTB                | F61h  | EEDATA   | F41h  | CCPR10L <sup>(3)</sup>  |
| FE0h  | BSR                     | FC0h  | ADCON2                  | FA0h  | PIE2     | F80h  | PORTA                | F60h  | PIE6     | F40h  | CCP10CON <sup>(3)</sup> |

**Note 1:** This is not a physical register.

**2:** Unimplemented on 64-pin devices (PIC18F6XK22), read as ‘0’.

**3:** This register is not available on devices with a program memory of 32 Kbytes (PIC18FX5K22).

**4:** Addresses, F16h through F5Fh, are also used by SFRs, but are not part of the Access RAM. To access these registers, users must always load the proper BSR value.

# PIC18F87K22 FAMILY

## REGISTER 11-11: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

|        |     |        |        |        |        |        |         |
|--------|-----|--------|--------|--------|--------|--------|---------|
| R/W-0  | U-0 | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0   |
| OSCFIE | —   | SSP2IE | BCL2IE | BCL1IE | HLVDIE | TMR3IE | TMR3GIE |
| bit 7  |     |        |        |        |        |        | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|       |                                                                                                                                           |
|-------|-------------------------------------------------------------------------------------------------------------------------------------------|
| bit 7 | <b>OSCFIE:</b> Oscillator Fail Interrupt Enable bit<br>1 = Enabled<br>0 = Disabled                                                        |
| bit 6 | <b>Unimplemented:</b> Read as '0'                                                                                                         |
| bit 5 | <b>SSP2IE:</b> Master Synchronous Serial Port 2 Interrupt Enable bit<br>1 = Enables the MSSP interrupt<br>0 = Disables the MSSP interrupt |
| bit 4 | <b>BCL2IE:</b> Bus Collision Interrupt Enable bit<br>1 = Enables the bus collision interrupt<br>0 = Disables the bus collision interrupt  |
| bit 3 | <b>BCL1IE:</b> Bus Collision Interrupt Enable bit<br>1 = Enabled<br>0 = Disabled                                                          |
| bit 2 | <b>HLVDIE:</b> High/Low-Voltage Detect Interrupt Enable bit<br>1 = Enabled<br>0 = Disabled                                                |
| bit 1 | <b>TMR3IE:</b> TMR3 Overflow Interrupt Enable bit<br>1 = Enabled<br>0 = Disabled                                                          |
| bit 0 | <b>TMR3GIE:</b> Timer3 Gate Interrupt Enable bit<br>1 = Enabled<br>0 = Disabled                                                           |

# PIC18F87K22 FAMILY

## REGISTER 11-21: IPR6: PERIPHERAL INTERRUPT PRIORITY REGISTER 6

|       |     |     |       |     |        |        |        |
|-------|-----|-----|-------|-----|--------|--------|--------|
| U-0   | U-0 | U-0 | R/W-1 | U-0 | R/W-1  | R/W-1  | R/W-1  |
| —     | —   | —   | EEIP  | —   | CMP3IP | CMP2IP | CMP1IP |
| bit 7 |     |     |       |     |        |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

|         |                                            |
|---------|--------------------------------------------|
| bit 7-5 | <b>Unimplemented:</b> Read as '0'          |
| bit 4   | <b>EEIP:</b> EE Interrupt Priority bit     |
|         | 1 = High priority                          |
|         | 0 = Low priority                           |
| bit 3   | <b>Unimplemented:</b> Read as '0'          |
| bit 2   | <b>CMP3IP:</b> CMP3 Interrupt Priority bit |
|         | 1 = High priority                          |
|         | 0 = Low priority                           |
| bit 1   | <b>CMP2IP:</b> CMP2 Interrupt Priority bit |
|         | 1 = High priority                          |
|         | 0 = Low priority                           |
| bit 0   | <b>CMP1IP:</b> CMP1 Interrupt Priority bit |
|         | 1 = High priority                          |
|         | 0 = Low priority                           |

# PIC18F87K22 FAMILY

**TABLE 12-3: PORTB FUNCTIONS (CONTINUED)**

| Pin Name                 | Function             | TRIS Setting | I/O | I/O Type | Description                                                                     |
|--------------------------|----------------------|--------------|-----|----------|---------------------------------------------------------------------------------|
| RB3/INT3/CTED2/ECCP2/P2A | RB3                  | 0            | O   | DIG      | LATB<3> data output.                                                            |
|                          |                      | 1            | I   | TTL      | PORTB<3> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
|                          | INT3                 | 1            | I   | ST       | External Interrupt 3 input.                                                     |
|                          | CTED2                | x            | I   | ST       | CTMU Edge 2 input.                                                              |
|                          | ECCP2 <sup>(1)</sup> | 0            | O   | DIG      | ECCP2 compare output and ECCP2 PWM output. Takes priority over port data.       |
|                          |                      | 1            | I   | ST       | ECCP2 capture input.                                                            |
| RB4/KBI0                 | RB4                  | 0            | O   | DIG      | LATB<4> data output.                                                            |
|                          |                      | 1            | I   | TTL      | PORTB<4> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
|                          | KBI0                 | 1            | I   | TTL      | Interrupt-on-pin change.                                                        |
| RB5/KBI1/T3CKI/T1G       | RB5                  | 0            | O   | DIG      | LATB<5> data output.                                                            |
|                          |                      | 1            | I   | TTL      | PORTB<5> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
|                          | KBI1                 | 1            | I   | TTL      | Interrupt-on-pin change.                                                        |
|                          | T3CKI                | x            | I   | ST       | Timer3 clock input.                                                             |
|                          | T1G                  | x            | I   | ST       | Timer1 external clock gate input.                                               |
| RB6/KBI2/PGC             | RB6                  | 0            | O   | DIG      | LATB<6> data output.                                                            |
|                          |                      | 1            | I   | TTL      | PORTB<6> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
|                          | KBI2                 | 1            | I   | TTL      | Interrupt-on-pin change.                                                        |
|                          | PGC                  | x            | I   | ST       | Serial execution (ICSP™) clock input for ICSP and ICD operations.               |
| RB7/KBI3/PGD             | RB7                  | 0            | O   | DIG      | LATB<7> data output.                                                            |
|                          |                      | 1            | I   | TTL      | PORTB<7> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. |
|                          | KBI3                 | 1            | I   | TTL      | Interrupt-on-pin change.                                                        |
|                          | PGD                  | x            | O   | DIG      | Serial execution data output for ICSP and ICD operations.                       |
|                          |                      | x            | I   | ST       | Serial execution data input for ICSP and ICD operations.                        |

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared and in Extended Microcontroller mode.

**TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB**

| Name    | Bit 7                    | Bit 6     | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1  | Bit 0  |
|---------|--------------------------|-----------|---------|---------|---------|--------|--------|--------|
| PORTB   | RB7                      | RB6       | RB5     | RB4     | RB3     | RB2    | RB1    | RB0    |
| LATB    | LATB7                    | LATB6     | LATB5   | LATB4   | LATB3   | LATB2  | LATB1  | LATB0  |
| TRISB   | TRISB7                   | TRISB6    | TRISB5  | TRISB4  | TRISB3  | TRISB2 | TRISB1 | TRISB0 |
| INTCON  | GIE/GIEH                 | PEIE/GIEL | TMR0IE  | INT0IE  | RBIE    | TMR0IF | INT0IF | RBIF   |
| INTCON2 | $\overline{\text{RBPU}}$ | INTEDG0   | INTEDG1 | INTEDG2 | INTEDG3 | TMR0IP | INT3IP | RBIP   |
| INTCON3 | INT2IP                   | INT1IP    | INT3IE  | INT2IE  | INT1IE  | INT3IF | INT2IF | INT1IF |
| ODCON1  | SSP1OD                   | CCP2OD    | CCP1OD  | —       | —       | —      | —      | SSP2OD |

**Legend:** Shaded cells are not used by PORTB.

# PIC18F87K22 FAMILY

**TABLE 12-17: PORTJ FUNCTIONS**

| Pin Name                     | Function                | TRIS Setting | I/O | I/O Type | Description                                                                                     |
|------------------------------|-------------------------|--------------|-----|----------|-------------------------------------------------------------------------------------------------|
| RJ0/ALE                      | RJ0                     | 0            | O   | DIG      | LATJ<0> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<0> data input.                                                                            |
|                              | ALE                     | x            | O   | DIG      | External memory interface address latch enable control output; takes priority over digital I/O. |
| RJ1/ $\overline{\text{OE}}$  | RJ1                     | 0            | O   | DIG      | LATJ<1> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<1> data input.                                                                            |
|                              | $\overline{\text{OE}}$  | x            | O   | DIG      | External memory interface output enable control output; takes priority over digital I/O.        |
| RJ2/ $\overline{\text{WRL}}$ | RJ2                     | 0            | O   | DIG      | LATJ<2> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<2> data input.                                                                            |
|                              | $\overline{\text{WRL}}$ | x            | O   | DIG      | External Memory Bus write low byte control; takes priority over digital I/O.                    |
| RJ3/ $\overline{\text{WRH}}$ | RJ3                     | 0            | O   | DIG      | LATJ<3> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<3> data input.                                                                            |
|                              | $\overline{\text{WRH}}$ | x            | O   | DIG      | External memory interface write high-byte control; takes priority over digital I/O.             |
| RJ4/BA0                      | RJ4                     | 0            | O   | DIG      | LATJ<4> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<4> data input.                                                                            |
|                              | BA0                     | x            | O   | DIG      | External Memory Interface Byte Address 0 control output; takes priority over digital I/O.       |
| RJ5/ $\overline{\text{CE}}$  | RJ5                     | 0            | O   | DIG      | LATJ<5> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<5> data input.                                                                            |
|                              | $\overline{\text{CE}}$  | x            | O   | DIG      | External memory interface chip enable control output; takes priority over digital I/O.          |
| RJ6/ $\overline{\text{LB}}$  | RJ6                     | 0            | O   | DIG      | LATJ<6> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<6> data input.                                                                            |
|                              | $\overline{\text{LB}}$  | x            | O   | DIG      | External memory interface lower byte enable control output; takes priority over digital I/O.    |
| RJ7/ $\overline{\text{UB}}$  | RJ7                     | 0            | O   | DIG      | LATJ<7> data output.                                                                            |
|                              |                         | 1            | I   | ST       | PORTJ<7> data input.                                                                            |
|                              | $\overline{\text{UB}}$  | x            | O   | DIG      | External memory interface upper byte enable control output; takes priority over digital I/O.    |

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**TABLE 12-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ**

| Name                 | Bit 7  | Bit 6  | Bit 5               | Bit 4  | Bit 3  | Bit 2     | Bit 1     | Bit 0  |
|----------------------|--------|--------|---------------------|--------|--------|-----------|-----------|--------|
| PORTJ <sup>(1)</sup> | RJ7    | RJ6    | RJ5                 | RJ4    | RJ3    | RJ2       | RJ1       | RJ0    |
| LATJ <sup>(1)</sup>  | LATJ7  | LATJ6  | LATJ5               | LATJ4  | LATJ3  | LATJ2     | LATJ1     | LATJ0  |
| TRISJ <sup>(1)</sup> | TRISJ7 | TRISJ6 | TRISJ5              | TRISJ4 | TRISJ3 | TRISJ2    | TRISJ1    | TRISJ0 |
| PADCFG1              | RDPU   | REPU   | RJPU <sup>(1)</sup> | —      | —      | RTSECSEL1 | RTSECSEL0 | —      |

**Legend:** Shaded cells are not used by PORTJ.

**Note 1:** Unimplemented on 64-pin devices (PIC18F6XK22), read as '0'.

## 16.5 Timer3/5/7 Gates

Timer3/5/7 can be configured to count freely or the count can be enabled and disabled using the Timer3/5/7 gate circuitry. This is also referred to as the Timer3/5/7 gate count enable.

The Timer3/5/7 gate can also be driven by multiple selectable sources.

### 16.5.1 TIMER3/5/7 GATE COUNT ENABLE

The Timerx Gate Enable mode is enabled by setting the TMRxGE bit (TxGCON<7>). The polarity of the Timerx Gate Enable mode is configured using the TxGPOL bit (TxGCON<6>).


When Timerx Gate Enable mode is enabled, Timer3/5/7 will increment on the rising edge of the Timer3/5/7 clock source. When Timerx Gate Enable mode is disabled, no incrementing will occur and Timer3/5/7 will hold the current count. See Figure 16-2 for timing details.

**TABLE 16-1: TIMER3/5/7 GATE ENABLE SELECTIONS**

| TxCLK <sup>(†)</sup> | TxGPOL (TxGCON<6>) | TxG Pin | Timerx Operation |
|----------------------|--------------------|---------|------------------|
| ↑                    | 0                  | 0       | Counts           |
| ↑                    | 0                  | 1       | Holds Count      |
| ↑                    | 1                  | 0       | Holds Count      |
| ↑                    | 1                  | 1       | Counts           |

† The clock on which TMR3/5/7 is running. For more information, see TxCLK in Figure 16-1.

**FIGURE 16-2: TIMER3/5/7 GATE COUNT ENABLE MODE**



# PIC18F87K22 FAMILY

## 19.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

### 19.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers, 1 through 8, which vary with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in Table 19-1.

**TABLE 19-1: CCP MODE – TIMER RESOURCE**

| CCP Mode | Timer Resource                    |
|----------|-----------------------------------|
| Capture  | Timer1, Timer3, Timer 5 or Timer7 |
| Compare  |                                   |
| PWM      | Timer2, Timer4, Timer 6 or Timer8 |

The assignment of a particular timer to a module is determined by the timer to CCP enable bits in the CCPTMRSx registers (see Register 19-2 and Register 19-3). All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

The CCPTMRS1 register selects the timers for CCP modules, 7, 6, 5 and 4, and the CCPTMRS2 register selects the timers for CCP modules, 10, 9 and 8. The possible configurations are shown in Table 19-2 and Table 19-3.

**TABLE 19-2: TIMER ASSIGNMENTS FOR CCP MODULES 4, 5, 6 AND 7**

| CCPTMRS1 Register |                             |             |         |                             |             |         |                             |             |                 |                             |             |
|-------------------|-----------------------------|-------------|---------|-----------------------------|-------------|---------|-----------------------------|-------------|-----------------|-----------------------------|-------------|
| CCP4              |                             |             | CCP5    |                             |             | CCP6    |                             |             | CCP7            |                             |             |
| C4TSEL<br><1:0>   | Capture/<br>Compare<br>Mode | PWM<br>Mode | C5TSEL0 | Capture/<br>Compare<br>Mode | PWM<br>Mode | C6TSEL0 | Capture/<br>Compare<br>Mode | PWM<br>Mode | C7TSEL<br><1:0> | Capture/<br>Compare<br>Mode | PWM<br>Mode |
| 0 0               | TMR1                        | TMR2        | 0       | TMR1                        | TMR2        | 0       | TMR1                        | TMR2        | 0 0             | TMR1                        | TMR2        |
| 0 1               | TMR3                        | TMR4        | 1       | TMR5                        | TMR4        | 1       | TMR5                        | TMR2        | 0 1             | TMR5                        | TMR4        |
| 1 0               | TMR3                        | TMR6        |         |                             |             |         |                             |             | 1 0             | TMR5                        | TMR6        |
| 1 1               | Reserved <sup>(1)</sup>     |             |         |                             |             |         |                             |             | 1 1             | TMR5                        | TMR8        |

**Note 1:** Do not use the reserved bits.

**TABLE 19-3: TIMER ASSIGNMENTS FOR CCP MODULES 8, 9 AND 10**

| CCPTMRS2 Register |                             |             |                                |                             |             |                     |                             |             |                      |                             |             |
|-------------------|-----------------------------|-------------|--------------------------------|-----------------------------|-------------|---------------------|-----------------------------|-------------|----------------------|-----------------------------|-------------|
| CCP8              |                             |             | CCP8<br>Devices with 32 Kbytes |                             |             | CCP9 <sup>(1)</sup> |                             |             | CCP10 <sup>(1)</sup> |                             |             |
| C8TSEL<br><1:0>   | Capture/<br>Compare<br>Mode | PWM<br>Mode | C8TSEL<br><1:0>                | Capture/<br>Compare<br>Mode | PWM<br>Mode | C9TSEL0             | Capture/<br>Compare<br>Mode | PWM<br>Mode | C10TSEL0             | Capture/<br>Compare<br>Mode | PWM<br>Mode |
| 0 0               | TMR1                        | TMR2        | 0 0                            | TMR1                        | TMR2        | 0                   | TMR1                        | TMR2        | 0                    | TMR1                        | TMR2        |
| 0 1               | TMR7                        | TMR4        | 0 1                            | TMR1                        | TMR4        | 1                   | TMR7                        | TMR4        | 1                    | TMR7                        | TMR2        |
| 1 0               | TMR7                        | TMR6        | 1 0                            | TMR1                        | TMR6        |                     |                             |             |                      |                             |             |
| 1 1               | Reserved <sup>(2)</sup>     |             | 1 1                            | Reserved <sup>(2)</sup>     |             |                     |                             |             |                      |                             |             |

**Note 1:** The module is not available for devices with 32 Kbytes of program memory (PIC18F65K22 and PIC18F85K22).

**2:** Do not use the reserved setting.

## 21.4.3.5 Reception

When the  $\overline{R/W}$  bit of the address byte is clear and an address match occurs, the  $\overline{R/W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low ( $\overline{ACK}$ ).

When the address byte overflow condition exists, then the no Acknowledge ( $\overline{ACK}$ ) pulse is given. An overflow condition is defined as either bit, BF (SSPxSTAT<0>), is set or bit, SSPOV (SSPxCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See **Section 21.4.4 “Clock Stretching”** for more details.

## 21.4.3.6 Transmission

When the  $\overline{R/W}$  bit of the incoming address byte is set and an address match occurs, the  $\overline{R/W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The  $\overline{ACK}$  pulse will be sent on the ninth bit and pin SCLx is held low regardless of SEN (see **Section 21.4.4 “Clock Stretching”** for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then, pin SCLx should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 21-10).

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDAx line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPxBUF register. Again, pin SCLx must be enabled by setting bit, CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

## 21.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I<sup>2</sup>C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I<sup>2</sup>C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-14).

**FIGURE 21-14: CLOCK SYNCHRONIZATION TIMING**



## 21.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1, and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware if the TRIS bits are set.

The Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.


1. Assert a Start condition on SDAx and SCLx.
2. Assert a Repeated Start condition on SDAx and SCLx.
3. Write to the SSPxBUF register, initiating transmission of data/address.
4. Configure the I<sup>2</sup>C port to receive data.
5. Generate an Acknowledge condition at the end of a received byte of data.
6. Generate a Stop condition on SDAx and SCLx.

**Note:** The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmitted
- Repeated Start

**FIGURE 21-18: MSSP BLOCK DIAGRAM (I<sup>2</sup>C™ MASTER MODE)**



## 22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

All members of the PIC18F87K22 family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous – Master (half duplex) with selectable clock polarity
- Synchronous – Slave (half duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2/AN19/C3OUT and RG2/RX2/DT2/AN18/C3INA), respectively. In order to configure these pins as an EUSART:

- For EUSART1:
  - Bit, SPEN (RCSTA1<7>), must be set (= 1)
  - Bit, TRISC<7>, must be set (= 1)
  - Bit, TRISC<6>, must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - Bit, TRISC<6>, must be set (= 1) for Synchronous Slave mode
- For EUSART2:
  - Bit, SPEN (RCSTA2<7>), must be set (= 1)
  - Bit, TRISG<2>, must be set (= 1)
  - Bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - Bit, TRISC<6>, must be set (= 1) for Synchronous Slave mode

**Note:** The EUSART control will automatically reconfigure the pin from input to output as needed.

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed on the following pages in Register 22-1, Register 22-2 and Register 22-3, respectively.

**Note:** Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2.

# PIC18F87K22 FAMILY

## REGISTER 23-6: ADRESH: A/D RESULT HIGH BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x   | R/W-x   | R/W-x  | R/W-x  |
|-------|-------|-------|-------|---------|---------|--------|--------|
| ADSGN | ADSGN | ADSGN | ADSGN | ADRES11 | ADRES10 | ADRES9 | ADRES8 |
| bit 7 |       |       |       |         |         |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-4      **ADSGN:** A/D Result Sign bit

1 = A/D result is negative

0 = A/D result is positive

bit 3-0      **ADRESH<11:8>:** A/D Result High Byte bits

## REGISTER 23-7: ADRESL: A/D RESULT LOW BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

| R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  | R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-0      **ADRES<7:0>:** A/D Result Low Byte bits

# PIC18F87K22 FAMILY

The ANCONx registers are used to configure the operation of the I/O pin associated with each analog channel. Clearing an ANSELx bit configures the corresponding pin (ANx) to operate as a digital only I/O. Setting a bit configures the pin to operate as an analog input for either the A/D Converter or the comparator module, with all digital peripherals disabled and digital inputs read as '0'.

As a rule, I/O pins that are multiplexed with analog inputs default to analog operation on any device Reset.

## REGISTER 23-8: ANCON0: A/D PORT CONFIGURATION REGISTER 0

| R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  | R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ANSEL7 | ANSEL6 | ANSEL5 | ANSEL4 | ANSEL3 | ANSEL2 | ANSEL1 | ANSEL0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-0

**ANSEL<7:0>:** Analog Port Configuration bits (AN7 and AN0)

1 = Pin is configured as an analog channel; digital input is disabled and any inputs read as '0'

0 = Pin is configured as a digital port

## REGISTER 23-9: ANCON1: A/D PORT CONFIGURATION REGISTER 1

| R/W-1                  | R/W-1                  | R/W-1                  | R/W-1                  | R/W-1   | R/W-1   | R/W-1  | R/W-1  |
|------------------------|------------------------|------------------------|------------------------|---------|---------|--------|--------|
| ANSEL15 <sup>(1)</sup> | ANSEL14 <sup>(1)</sup> | ANSEL13 <sup>(1)</sup> | ANSEL12 <sup>(1)</sup> | ANSEL11 | ANSEL10 | ANSEL9 | ANSEL8 |
| bit 7                  |                        |                        |                        |         |         |        | bit 0  |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7-0

**ANSEL<15:8>:** Analog Port Configuration bits (AN15 through AN8)<sup>(1)</sup>

1 = Pin is configured as an analog channel; digital input is disabled and any inputs read as '0'

0 = Pin is configured as a digital port

**Note 1:** AN15 through AN12 and AN23 to AN20 are implemented only on 80-pin devices. For 64-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect.

## 27.7 Creating a Delay with the CTMU Module

A unique feature on board the CTMU module is its ability to generate system clock independent output pulses, based on either an external voltage or an external capacitor value. When using an external voltage, this is accomplished using the CTDIN input pin as a trigger for the pulse delay. When using an external capacitor value, this is accomplished using the internal comparator voltage reference module and Comparator 2 input pin. The pulse is output onto the CTPLS pin. To enable this mode, set the TGEN bit.

See Figure 27-4 for an example circuit. When CTMUDS (ODCON3<0>) is cleared, the pulse delay is determined by the output of Comparator 2, and when it is set, the pulse delay is determined by the input of CTDIN. CDELAY is chosen by the user to determine the output pulse width on CTPLS. The pulse width is calculated by  $T = (C_{DELAY}/I) * V$ , where I is known from the current source measurement step (Section 27.4.1 “Current Source Calibration”) and V is the Internal Reference Voltage (CVREF).


An example use of the external capacitor feature is interfacing with variable capacitive-based sensors, such as a humidity sensor. As the humidity varies, the pulse-width output on CTPLS will vary. An example use of the CTDIN feature is interfacing with a digital sensor. The CTPLS output pin can be connected to an input capture pin and the varying pulse width measured to determine the sensor's output in the application.

To use this feature:

1. If CTMUDS is cleared, initialize Comparator 2.
2. If CTMUDS is cleared, initialize the comparator voltage reference.
3. Initialize the CTMU and enable time delay generation by setting the TGEN bit.
4. Set EDG1STAT.

When CTMUDS is cleared, as soon as CDELAY charges to the value of the voltage reference trip point, an output pulse is generated on CTPLS. When CTMUDS is set, as soon as CTDIN is set, an output pulse is generated on CTPLS.

**FIGURE 27-4: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION**



# PIC18F87K22 FAMILY

---

NOTES:

# PIC18F87K22 FAMILY

## REGISTER 28-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

| U-0   | R/P-1                  | R/P-1                  | R/P-1                | R/P-1                | R/P-1                 | R/P-1                 | R/P-1                 |
|-------|------------------------|------------------------|----------------------|----------------------|-----------------------|-----------------------|-----------------------|
| —     | BORPWR1 <sup>(1)</sup> | BORPWR0 <sup>(1)</sup> | BORV1 <sup>(1)</sup> | BORV0 <sup>(1)</sup> | BOREN1 <sup>(2)</sup> | BOREN0 <sup>(2)</sup> | PWRTEN <sup>(2)</sup> |
| bit 7 |                        |                        |                      |                      |                       |                       | bit 0                 |

|                   |                      |
|-------------------|----------------------|
| <b>Legend:</b>    | P = Programmable bit |
| R = Readable bit  | W = Writable bit     |
| -n = Value at POR | '1' = Bit is set     |
|                   | '0' = Bit is cleared |
|                   | x = Bit is unknown   |

|         |                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 7   | <b>Unimplemented:</b> Read as '0'                                                                                                                                                                                                                                                                                                                                                               |
| bit 6-5 | <b>BORPWR&lt;1:0&gt;:</b> BORMV Power-Level bits <sup>(1)</sup><br>11 = ZPBORVMV instead of BORMV is selected<br>10 = BORMV is set to a high-power level<br>01 = BORMV is set to a medium power level<br>00 = BORMV is set to a low-power level                                                                                                                                                 |
| bit 4-3 | <b>BORV&lt;1:0&gt;:</b> Brown-out Reset Voltage bits <sup>(1)</sup><br>11 = VBORMV is set to 1.8V<br>10 = VBORMV is set to 2.0V<br>01 = VBORMV is set to 2.7V<br>00 = VBORMV is set to 3.0V                                                                                                                                                                                                     |
| bit 2-1 | <b>BOREN&lt;1:0&gt;:</b> Brown-out Reset Enable bits <sup>(2)</sup><br>11 = Brown-out Reset is enabled in hardware only (SBOREN is disabled)<br>10 = Brown-out Reset is enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)<br>01 = Brown-out Reset is enabled and controlled by software (SBOREN is enabled)<br>00 = Brown-out Reset is disabled in hardware and software |
| bit 0   | <b>PWRTEN:</b> Power-up Timer Enable bit <sup>(2)</sup><br>1 = PWRT is disabled<br>0 = PWRT is enabled                                                                                                                                                                                                                                                                                          |

- Note 1:** For the specifications, see **Section 31.1 “DC Characteristics: Supply Voltage PIC18F87K22 Family (Industrial/Extended)”**.
- 2:** The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

# PIC18F87K22 FAMILY

## 28.2.1 CONTROL REGISTER

Register 28-16 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT Enable Configuration bit, but only if the Configuration bit has disabled the WDT.

**REGISTER 28-16: WDTCON: WATCHDOG TIMER CONTROL REGISTER**

| R/W-0  | U-0 | R-x    | R/W-0                 | U-0 | R/W-0 | R/W-0   | R/W-0                 |
|--------|-----|--------|-----------------------|-----|-------|---------|-----------------------|
| REGSLP | —   | ULPLVL | SRETEN <sup>(2)</sup> | —   | ULPEN | ULPSINK | SWDTEN <sup>(1)</sup> |
| bit 7  |     |        |                       |     |       |         | bit 0                 |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7      **REGSLP:** Regulator Voltage Sleep Enable bit  
1 = Regulator goes into Low-Power mode when device's Sleep mode is enabled  
0 = Regulator stays in normal Operation mode when device's Sleep mode is activated
- bit 6      **Unimplemented:** Read as '0'
- bit 5      **ULPLVL:** Ultra Low-Power Wake-up Output bit  
Not valid unless ULPEN = 1.  
1 = Voltage on RA0 pin > ~ 0.5V  
0 = Voltage on RA0 pin < ~ 0.5V.
- bit 4      **SRETEN:** Regulator Voltage Sleep Disable bit<sup>(2)</sup>  
1 = If RETEN (CONFIG1L<0>) = 0 and the regulator is enabled, the device goes into Ultra Low-Power mode in Sleep  
0 = The regulator is on when the device's Sleep mode is enabled and the Low-Power mode is controlled by REGSLP
- bit 3      **Unimplemented:** Read as '0'
- bit 2      **ULPEN:** Ultra Low-Power Wake-up Module Enable bit  
1 = Ultra Low-Power Wake-up module is enabled; ULPLVL bit indicates the comparator output  
0 = Ultra Low-Power Wake-up module is disabled
- bit 1      **ULPSINK:** Ultra Low-Power Wake-up Current Sink Enable bit  
Not valid unless ULPEN = 1.  
1 = Ultra Low-Power Wake-up current sink is enabled  
0 = Ultra Low-Power Wake-up current sink is disabled
- bit 0      **SWDTEN:** Software Controlled Watchdog Timer Enable bit<sup>(1)</sup>  
1 = Watchdog Timer is on  
0 = Watchdog Timer is off

**Note 1:** This bit has no effect if the Configuration bits, WDTEN<1:0>, are enabled.

**2:** This bit is available only when ENVREG = 1 and RETEN = 0.

**TABLE 28-2: SUMMARY OF WATCHDOG TIMER REGISTERS**

| Name   | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3 | Bit 2 | Bit 1   | Bit 0  |
|--------|--------|--------|--------|--------|-------|-------|---------|--------|
| RCON   | IPEN   | SBOREN | CM     | RI     | TO    | PD    | POR     | BOR    |
| WDTCON | REGSLP | —      | ULPLVL | SRETEN | —     | ULPEN | ULPSINK | SWDTEN |

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

# PIC18F87K22 FAMILY

## MOVLW Move Literal to W

Syntax: MOVLW k

Operands:  $0 \leq k \leq 255$

Operation:  $k \rightarrow W$

Status Affected: None

Encoding: 

|      |      |      |      |
|------|------|------|------|
| 0000 | 1110 | kkkk | kkkk |
|------|------|------|------|

Description: The eight-bit literal 'k' is loaded into W.

Words: 1

Cycles: 1

Q Cycle Activity:

| Q1     | Q2                  | Q3              | Q4            |
|--------|---------------------|-----------------|---------------|
| Decode | Read<br>literal 'k' | Process<br>Data | Write to<br>W |

Example: MOVLW 5Ah

After Instruction  
W = 5Ah

## MOVWF Move W to f

Syntax: MOVWF f{,a}

Operands:  $0 \leq f \leq 255$   
 $a \in [0,1]$

Operation:  $(W) \rightarrow f$

Status Affected: None

Encoding: 

|      |      |      |      |
|------|------|------|------|
| 0110 | 111a | ffff | ffff |
|------|------|------|------|

Description: Move data from W to register 'f'.  
Location 'f' can be anywhere in the 256-byte bank.

If 'a' is '0', the Access Bank is selected.  
If 'a' is '1', the BSR is used to select the GPR bank.

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \leq 95$  (5Fh). See **Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode"** for details.

Words: 1

Cycles: 1

Q Cycle Activity:

| Q1     | Q2                   | Q3              | Q4                    |
|--------|----------------------|-----------------|-----------------------|
| Decode | Read<br>register 'f' | Process<br>Data | Write<br>register 'f' |

Example: MOVWF REG, 0

Before Instruction

W = 4Fh  
REG = FFh

After Instruction

W = 4Fh  
REG = 4Fh

# PIC18F87K22 FAMILY

## SUBFSR Subtract Literal from FSR

|                   |                                                                                    |                   |              |                      |
|-------------------|------------------------------------------------------------------------------------|-------------------|--------------|----------------------|
| Syntax:           | SUBFSR f, k                                                                        |                   |              |                      |
| Operands:         | $0 \leq k \leq 63$<br>$f \in [0, 1, 2]$                                            |                   |              |                      |
| Operation:        | $FSRf - k \rightarrow FSRf$                                                        |                   |              |                      |
| Status Affected:  | None                                                                               |                   |              |                      |
| Encoding:         | 1110                                                                               | 1001              | ffkk         | kkkk                 |
| Description:      | The 6-bit literal 'k' is subtracted from the contents of the FSR specified by 'f'. |                   |              |                      |
| Words:            | 1                                                                                  |                   |              |                      |
| Cycles:           | 1                                                                                  |                   |              |                      |
| Q Cycle Activity: |                                                                                    |                   |              |                      |
|                   | Q1                                                                                 | Q2                | Q3           | Q4                   |
|                   | Decode                                                                             | Read register 'f' | Process Data | Write to destination |

**Example:** SUBFSR 2, 23h

Before Instruction  
 FSR2 = 03FFh  
 After Instruction  
 FSR2 = 03DCh

## SUBULNK Subtract Literal from FSR2 and Return

|                  |                                                                                                                              |      |      |      |
|------------------|------------------------------------------------------------------------------------------------------------------------------|------|------|------|
| Syntax:          | SUBULNK k                                                                                                                    |      |      |      |
| Operands:        | $0 \leq k \leq 63$                                                                                                           |      |      |      |
| Operation:       | $FSR2 - k \rightarrow FSR2$ ,<br>(TOS) $\rightarrow$ PC                                                                      |      |      |      |
| Status Affected: | None                                                                                                                         |      |      |      |
| Encoding:        | 1110                                                                                                                         | 1001 | 11kk | kkkk |
| Description:     | The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. |      |      |      |
|                  | The instruction takes two cycles to execute; a NOP is performed during the second cycle.                                     |      |      |      |
|                  | This may be thought of as a special case of the SUBFSR instruction, where $f = 3$ (binary '11'); it operates only on FSR2.   |      |      |      |
| Words:           | 1                                                                                                                            |      |      |      |
| Cycles:          | 2                                                                                                                            |      |      |      |

Q Cycle Activity:

|  |              |                   |              |                      |
|--|--------------|-------------------|--------------|----------------------|
|  | Q1           | Q2                | Q3           | Q4                   |
|  | Decode       | Read register 'f' | Process Data | Write to destination |
|  | No Operation | No Operation      | No Operation | No Operation         |

**Example:** SUBULNK 23h

Before Instruction  
 FSR2 = 03FFh  
 PC = 0100h  
 After Instruction  
 FSR2 = 03DCh  
 PC = (TOS)