

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	69
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f86k22t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Peripheral Highlights:

- Up to Ten CCP/ECCP modules:
 - Up to seven Capture/Compare/PWM (CCP) modules
 - Three Enhanced Capture/Compare/PWM (ECCP) modules
- Up to Eleven 8/16-Bit Timer/Counter modules:
 - Timer0 8/16-bit timer/counter with 8-bit programmable prescaler
 - Timer1,3 16-bit timer/counter
 - Timer2,4,6,8 8-bit timer/counter
 - Timer5,7 16-bit timer/counter for 64k and 128k parts
 - Timer10,12 8-bit timer/counter for 64k and 128k parts
- Three Analog Comparators
- Configurable Reference Clock Output
- Hardware Real-Time Clock and Calendar (RTCC) module with Clock, Calendar and Alarm Functions

- Charge Time Measurement Unit (CTMU):
 - Capacitance measurement for mTouch™ sensing solution
 - Time measurement with 1 ns typical resolution
 - Integrated temperature sensor
- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Two Master Synchronous Serial Port (MSSP) modules:
 - 3/4-wire SPI (supports all four SPI modes)
 - I²C[™] Master and Slave modes
- Two Enhanced Addressable USART modules:
 - LIN/J2602 support
 - Auto-Baud Detect (ABD)
- 12-Bit A/D Converter with up to 24 Channels:
 - Auto-acquisition and Sleep operationDifferential input mode of operation
- Integrated Voltage Reference

TABLE 1-3: PIC18F6XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Nome	Pin Number	Pin Buffer		Description			
Pin Name	QFN/TQFP	Туре	Туре	Description			
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.			
Vdd	26, 38, 57	Р	—	Positive supply for logic and I/O pins.			
AVss	20	Р	_	Ground reference for analog modules.			
AVDD	19	Р	—	Positive supply for analog modules.			
ENVREG	18	Ι	ST	Enable for on-chip voltage regulator.			
Vddcore/Vcap Vddcore Vcap	10	Р	_	Core logic power or external filter capacitor connection. External filter capacitor connection (regulator enabled/disabled).			
Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels ST = Schmitt Trigger input with CMOS levels							

= Input

= Power Ρ

L

 $I^2C = I^2C^{TM}/SMBus$

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K22 and PIC18F85K22 devices.

4: The CC6, CCP7, CCP8 and CCP9 pin placement depends on the setting of the ECCPMX Configuration bit (CONFIG3H<1>).

0

OD

= Output

= Open-Drain (no P diode to VDD)

3.2 Control Registers

-n = Value at POR

The OSCCON register (Register 3-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators.

The OSCTUNE register (Register 3-3) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bit which controls the operation of the Phase Locked Loop (PLL) (see Section 3.5.3 "PLL Frequency Multiplier").

x = Bit is unknown

REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

'1' = Bit is set

R/W-0	R/W-1	R/W-1	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0				
IDLEN	IRCF2 ⁽²⁾	IRCF1 ⁽²⁾	IRCF0 ⁽²⁾	OSTS	HFIOFS	SCS1 ⁽⁴⁾	SCS0 ⁽⁴⁾				
bit 7 bit											
Legend:	Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	as '0'					

'0' = Bit is cleared

bit 7		IDLEN: Idle Enable bit
		1 = Device enters an Idle mode when a SLEEP instruction is executed
		0 = Device enters Sleep mode when a SLEEP instruction is executed
bit 6-4	4	IRCF<2:0>: Internal Oscillator Frequency Select bits ⁽²⁾
		111 = HF-INTOSC output frequency is used (16 MHz)
		110 = HF-INTOSC/2 output frequency is used (8 MHz, default)
		101 = HF-INTOSC/4 output frequency is used (4 MHz)
		100 = HF-INTOSC/8 output frequency is used (2 MHz)
		011 = HF-INTOSC/16 output frequency is used (1 MHz)
		$\frac{\text{If INTSRC} = 0 \text{ and } \text{MFIOSEL} = 0}{(3,3)}$
		010 = HF-INTOSC/32 output frequency is used (500 kHz)
		001 = HF-INTOSC/64 output frequency is used (250 kHz)
		000 = LF-INTOSC output frequency is used (31.25 km²)
		$\frac{11 \text{ INTSRC} - 1}{10} \frac{10 \text{ INTOSEL} - 0.}{10} \text{ is used (500 kHz)}$
		0.11 = HE-INTOSC/64 output frequency is used (250 kHz)
		000 = HF-INTOSC/512 output frequency is used (31.25 kHz)
		If INTSRC = 0 and MFIOSEL = 1 : ^(3,5)
		010 = MF-INTOSC output frequency is used (500 kHz)
		001 = MF-INTOSC/2 output frequency is used (250 kHz)
		000 = LF-INTOSC output frequency is used (31.25 kHz) ⁽⁶⁾
		If INTSRC = 1 and MFIOSEL = 1: $(3,5)$
		010 = MF-INTOSC output frequency is used (500 kHz)
		001 = MF-INTOSC/2 output frequency is used (250 kHz)
		000 = MF-INTOSC/16 output frequency is used (31.25 kHz)
bit 3		OSTS : Oscillator Start-up Timer Time-out Status bit ⁽¹⁾
		1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running, as defined by
		FOSC<3:0>
		0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready – device is
		running from internal oscillator (HF-INTOSC, MF-INTOSC or LF-INTOSC)
Note	1:	The Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
	2:	Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing
		the device clocks.
	3:	Source selected by the INTSRC bit (OSCTUNE<7>).
	4:	Modifying these bits will cause an immediate clock source switch.
	5:	INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.

6: Lowest power option for an internal source.

4.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate, primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD (Parameter 39, Table 31-13), is required between the wake event and the start of code execution. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8).

4.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the SOSC oscillator. The IDLEN and SCS bits are not affected by the wakeup and the SOSC oscillator continues to run (see Figure 4-8).

FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE



FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt
CCP10CON	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	00 0000	00 0000	uu uuuu
TMR7H	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	XXXX XXXX	սսսս սսսս	uuuu uuuu
TMR7L	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	xxxx xxxx	սսսս սսսս	uuuu uuuu
T7CON	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	0000 0000	սսսս սսսս	սսսս սսսս
T7GCON	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	0000 0x00	0000 0x00	uuuu uuuu
TMR6	PIC18F6XK22	PIC18F8XK22	0000 0000	0000 0000	uuuu uuuu
PR6	PIC18F6XK22	PIC18F8XK22	1111 1111	1111 1111	uuuu uuuu
T6CON	PIC18F6XK22	PIC18F8XK22	-000 0000	-000 0000	-uuu uuuu
TMR8	PIC18F6XK22	PIC18F8XK22	0000 0000	0000 0000	uuuu uuuu
PR8	PIC18F6XK22	PIC18F8XK22	1111 1111	1111 1111	uuuu uuuu
T8CON	PIC18F6XK22	PIC18F8XK22	-000 0000	-000 0000	-uuu uuuu
TMR10	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	0000 0000	0000 0000	<u>uuuu</u> uuuu
PR10	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	1111 1111	1111 1111	<u>uuuu</u> uuuu
T10CON	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	-000 0000	-000 0000	-uuu uuuu
TMR12	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	0000 0000	0000 0000	<u>uuuu</u> uuuu
PR12	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	1111 1111	1111 1111	<u>uuuu</u> uuuu
T12CON	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	-000 0000	-000 0000	-uuu uuuu
CM2CON	PIC18F6XK22	PIC18F8XK22	0001 1111	0001 1111	uuuu uuuu
CM3CON	PIC18F6XK22	PIC18F8XK22	0001 1111	0001 1111	uuuu uuuu
CCPTMRS0	PIC18F6XK22	PIC18F8XK22	0000 0000	սսսս սսսս	uuuu uuuu
CCPTMRS1	PIC18F6XK22	PIC18F8XK22	00-0 -000	uu-u -uuu	uu-u -uuu
CCPTMRS2	PIC18F66K22 PIC18F67K22	PIC18F86K22 PIC18F87K22	0 -000	u -uuu	u -uuu
CCPTMRS2	PIC18F65K22	PIC18F85K22	00	uu	uu
REFOCON	PIC18F6XK22	PIC18F8XK22	0-00 0000	u-uu uuuu	u-uu uuuu
ODCON1	PIC18F6XK22	PIC18F8XK22	0000	uuuu	uuuu

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Note 1: When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for Reset value for specific condition.

6.1.2 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and contained in three separate 8-bit registers.

The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the Program Counter by any operation that writes PCL. Similarly, the upper two bytes of the Program Counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 6.1.5.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by two to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the Program Counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the Program Counter.

6.1.3 RETURN ADDRESS STACK

The return address stack enables execution of any combination of up to 31 program calls and interrupts. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. The value also is pulled off the stack on ADDULNK and SUBULNK instructions, if the extended instruction set is enabled. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from, the stack using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

6.1.3.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 6-3). This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt (or ADDULNK and SUBULNK instructions, if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

While accessing the stack, users must disable the Global Interrupt Enable bits to prevent inadvertent stack corruption.





	-							- /		
Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
F2Ch	CCPTMRS1	C7TSEL1	C7TSEL0	_	C6TSEL0	_	C5TSEL0	C4TSEL1	C4TSEL0	00-0 -000
F2Bh	CCPTMRS2	_	_	_	C10TSEL0 ⁽³⁾	_	C9TSEL0 ⁽³⁾	C8TSEL1	C8TSEL0	0 -000
F2Ah	REFOCON	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	0-00 0000
F29h	ODCON1	SSP10D	CCP2OD	CCP10D	_	_	_	_	SSP2OD	0000
F28h	ODCON2	CCP100D ⁽³⁾	CCP90D ⁽³⁾	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	0000 0000
F27h	ODCON3	U2OD	U10D	_	_	_	_	_	CTMUDS	000
F26h	MEMCON ⁽²⁾	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0	0-0000
F25h	ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	1111 1111
F24h	ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	1111 1111
F23h	ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	1111 1111
F22h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x
F21h	TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010
F20h	BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	0100 0-00
F1Fh	SPBRGH2	USART2 Bau	d Rate Genera	tor High Byte						0000 0000
F1Eh	SPBRG2	USART2 Bau	d Rate Genera	tor						0000 0000
F1Dh	RCREG2	Receive Data	FIFO							0000 0000
F1Ch	TXREG2	Transmit Data	FIFO							xxxx xxxx
F1Bh	PSTR2CON	CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA	00-0 0001
F1Ah	PSTR3CON	CMPL1	CMPL0	_	STRSYNC	STRD	STRC	STRB	STRA	00-0 0001
F19h	PMD0	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSP2MD	SSP1MD	ADCMD	0000 0000
F18h	PMD1	PSPMD	CTMUMD	RTCCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	EMBMD	0000 0000
F17h	PMD2	TMR10MD ⁽³⁾	TMR8MD	TMR7MD ⁽³⁾	TMR6MD	TMR5MD	CMP3MD	CMP2MD	CMP1MD	0000 0000
F16h	PMD3	CCP10MD ⁽³⁾	CCP9MD ⁽³⁾	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	TMR12MD ⁽³⁾	0000 0000

TABLE 6-2: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED)

This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented. Unimplemented on 64-pin devices (PIC18F6XK22), read as '0'. Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22). Note 1: 2: 3:

9.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available in the EEDATA register after one cycle; therefore, it can be read after one NOP instruction. EEDATA will hold this value until another read operation or until it is written to by the user (during a write operation).

The basic process is shown in Example 9-1.

9.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 9-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 0x55 to EECON2, write 0xAA to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

9.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Note:	Self-write	execution	to	Flash	and		
	EEPROM r	nemory can	not b	be done	while		
	running in LP Oscillator mode (Low-Power						
	mode). The	erefore, exe	cutin	g a self	-write		
	will put the	device into l	High-	Power n	node.		

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	RBPU : PORT 1 = All PORT 0 = PORTB	ГВ Pull-up Enal ГВ pull-ups are pull-ups are en	ble bit disabled abled by indivi	idual TRIS regis	ster values					
bit 6	INTEDG0: Ex 1 = Interrupt 0 = Interrupt	cternal Interrupt on rising edge on falling edge	t 0 Edge Selec	xt bit						
bit 5	INTEDG1: Ex 1 = Interrupt 0 = Interrupt	cternal Interrupt on rising edge on falling edge	t 1 Edge Selec	xt bit						
bit 4	INTEDG2: Ex 1 = Interrupt 0 = Interrupt	cternal Interrupt on rising edge on falling edge	t 2 Edge Selec	xt bit						
bit 3	INTEDG3: Ex 1 = Interrupt 0 = Interrupt	cternal Interrupt on rising edge on falling edge	t 3 Edge Selec	xt bit						
bit 2	TMR0IP: TMF 1 = High prio 0 = Low prio	R0 Overflow Inf prity prity	terrupt Priority	bit						
bit 1	INT3IP: INT3 1 = High prio 0 = Low prio	External Interr prity prity	upt Priority bit							
bit 0	RBIP: RB Por 1 = High prio 0 = Low prio	rt Change Inter prity prity	rupt Priority bi	.t						
Note: In	iterrupt flag bits	are set when	an interrupt cc	ondition occurs,	regardless of	the state of its	corresponding			

REGISTER 11-2: INTCON2: INTERRUPT CONTROL REGISTER 2

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

11.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Priority registers (IPR1 through IPR6). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit (RCON<7>) be set.

REGISTER 11-16: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP
bit 7							bit 0
l egend.							

Legend.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 6	ADIP: A/D Converter Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 5	RC1IP: EUSART Receive Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 4	TX1IP: EUSART Transmit Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 3	SSP1IP: Master Synchronous Serial Port Interrupt Priority bit
bit 3	SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority
bit 3	SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority
bit 3 bit 2	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit</pre>
bit 3 bit 2	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority</pre>
bit 3 bit 2	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority</pre>
bit 3 bit 2 bit 1	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit</pre>
bit 3 bit 2 bit 1	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority</pre>
bit 3 bit 2 bit 1	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority</pre>
bit 3 bit 2 bit 1 bit 0	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority TMR1IP: TMR1 Overflow Interrupt Priority bit</pre>
bit 3 bit 2 bit 1 bit 0	<pre>SSP1IP: Master Synchronous Serial Port Interrupt Priority bit 1 = High priority 0 = Low priority TMR1GIP: Timer1 Gate Interrupt Priority bit 1 = High priority 0 = Low priority TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 = High priority 0 = Low priority TMR1IP: TMR1 Overflow Interrupt Priority bit 1 = High priority</pre>

15.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

15.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can optionally be used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in Section 21.0 "Master Synchronous Serial Port (MSSP) Module".



FIGURE 15-1: TIMER2 BLOCK DIAGRAM

TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF		
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF		
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE		
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP		
TMR2	Timer2 Reg	ister								
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0		
PR2	Timer2 Period Register									
PMD1	PSPMD	CTMUMD	RTCCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	EMBDM		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.



Alarm Mask Setting AMASK<3:0>	Day of the Week	e Month Day	Hours	Minutes Seconds			
0000 – Every half second 0001 – Every second				:			
0010 – Every 10 seconds				:			
0011 – Every minute				: : : : :			
0100 – Every 10 minutes				: m : s s			
0101 – Every hour				: m m : s s			
0110 – Every day			h h	: m m : s s			
0111 – Every week	d		h h	: m m : s s			
1000 – Every month		/ d_ d	h h	: m m : s s			
1001 – Every year ⁽¹⁾		m m / d d	h h	: m m : s s			
Note 1: Annually, except when configured for February 29.							

When ALRMCFG = 00 and the CHIME bit = 0 (ALRMCFG<6>), the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading the ALRMRPT register with FFh.

After each alarm is issued, the ALRMRPT register is decremented by one. Once the register has reached '00', the alarm will be issued one last time.

After the alarm is issued a last time, the ALRMEN bit is cleared automatically and the alarm is turned off. Indefinite repetition of the alarm can occur if the CHIME bit = 1.

When CHIME = 1, the alarm is not disabled when the ALRMRPT register reaches '00', but it rolls over to FF and continues counting indefinitely.

18.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. Additionally, an alarm pulse output is provided that operates at half the frequency of the alarm.

The alarm pulse output is completely synchronous with the RTCC clock and can be used as a trigger clock to other peripherals. This output is available on the RTCC pin. The output pulse is a clock with a 50% duty cycle and a frequency half that of the alarm event (see Figure 18-6).

The RTCC pin also can output the seconds clock. The user can select between the alarm pulse, generated by the RTCC module, or the seconds clock output.

The RTSECSEL<1:0> bits (PADCFG1<2:1>) select between these two outputs:

- Alarm pulse RTSECSEL<1:0> = 00
- Seconds clock RTSECSEL<1:0> = 01

REGISTER 19-1: CCPxCON: CCPx CONTROL REGISTER (CCP4-CCP10 MODULES)⁽¹⁾

bit 3-0 CCPxM<3:0>: CCPx Module Mode Select bits⁽²⁾

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode: every falling edge
- 0101 = Capture mode: every rising edge
- 0110 = Capture mode: every 4th rising edge
- 0111 = Capture mode: every 16th rising edge
- 1000 = Compare mode: initialize CCPx pin low; on compare match, force CCPx pin high (CCPxIF bit is set)
- 1001 = Compare mode: initialize CCPx pin high; on compare match, force CCPx pin low (CCPxIF bit is set)
- 1010 = Compare mode: generate software interrupt on compare match (CCPxIF bit is set, CCPx pin reflects I/O state)
- 1011 = Compare mode: Special Event Trigger; reset timer on CCPx match (CCPxIF bit is set)
- 11xx = PWM mode

2: CCPxM<3:0> = 1011 will only reset the timer and not start AN A/D conversion on CCPx match.

REGISTER 19-2: CCPTMRS1: CCP TIMER SELECT REGISTER 1

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C7TSEL1	C7TSEL0	—	C6TSEL0	—	C5TSEL0	C4TSEL1	C4TSEL0
bit 7							bit 0

Legend:				
R = Readab	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value a	it POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-6	C7TSEL 00 = CC 01 = CC 10 = CC 11 = CC	.<1:0>: CCP7 Timer Selection P7 is based off of TMR1/TMR P7 is based off of TMR5/TMR P7 is based off of TMR5/TMR P7 is based off of TMR5/TMR	a bits 82 84 86 88	
bit 5	Unimple	emented: Read as '0'		
bit 4	C6TSEL 0 = CCI 1 = CCI	.0: CCP6 Timer Selection bit P6 is based off of TMR1/TMR2 P6 is based off of TMR5/TMR2	2 2	
bit 3	Unimple	emented: Read as '0'		
bit 2	C5TSEL 0 = CCI 1 = CCI	.0: CCP5 Timer Selection bit P5 is based off of TMR1/TMR2 P5 is based off of TMR5/TMR4	2 4	
bit 1-0	C4TSEL 00 = CC 01 = CC 10 = CC 11 = Re	.<1:0>: CCP4 Timer Selection CP4 is based off of TMR1/TMR CP4 is based off of TMR3/TMR CP4 is based off of TMR3/TMR Served; do not use	a bits 82 84 86	

Note 1: The CCP9 and CCP10 modules are not available on devices with 32 Kbytes of program memory (PIC18FX5K22).

TABLE 20-4: REGISTERS ASSOCIATED WITH ECCP1/2/3 MODULE AND TIMER1/2/3/4/6/8/10/12 (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0
T8CON	—	T8OUTPS3	T8OUTPS2	T8OUTPS1	T8OUTPS0	TMR8ON	T8CKPS1	T8CKPS0
T10CON ⁽¹⁾	—	T10OUTPS3	T10OUTPS2	T10OUTPS1	T10OUTPS0	TMR100N	T10CKPS1	T10CKPS0
T12CON ⁽¹⁾	—	T12OUTPS3	T12OUTPS2	T12OUTPS1	T12OUTPS0	TMR12ON	T12CKPS1	T12CKPS0
CCPR1H	Capture/Compa	re/PWM Regis	ter 1 High Byt	e				
CCPR1L	Capture/Compa	re/PWM Regis	ter 1 Low Byte	e				
CCPR2H	Capture/Compa	re/PWM Regis	ter 2 High Byt	e				
CCPR2L	Capture/Compa	re/PWM Regis	ter 2 Low Byte	e				
CCPR3H	Capture/Compa	re/PWM Regis	ter 3 High Byt	e				
CCPR3L	Capture/Compa	re/PWM Regis	ter 3 Low Byte	е				
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0
CCP3CON	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSP2MD	SSP1MD	ADCMD
PMD0	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSP2MD	SSP1MD	ADCMD

Note 1: Unimplemented on devices with a program memory of 32 Kbytes (PIC18F65K22 and PIC18F85K22).

2: Unimplemented on 64-pin devices (PIC18F6XK22), read as '0'.

21.4.6.1 I²C[™] Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted, 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received, 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator, used for the SPI mode operation, is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 21.4.7 "Baud Rate"** for more details.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

22.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>, respectively) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 22-10 for the timing of the Break character sequence.

22.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

22.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 22.2.4** "**Auto-Wake-up on Sync Break Character**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed.



FIGURE 22-10: SEND BREAK CHARACTER SEQUENCE

PIC18F87K22 FAMILY

CLRF	Clear f	CLRWDT	Clear Wate	hdog Timer		
Syntax:	CLRF f {,a}	Syntax:	CLRWDT			
Operands:	0 ≤ f ≤ 255 a ∈ [0.1]	Operands:	None	T		
Operation:	$000h \rightarrow f, \\ 1 \rightarrow Z$	Operation:	$\begin{array}{c} 000n \rightarrow Wi\\ 000h \rightarrow Wi\\ 1 \rightarrow \overline{TO},\\ \end{array}$	DT, DT postscaler,		
Status Affected:	Z		$1 \rightarrow PD$			
Encoding:	0110 101a ffff f:	ff Status Affected	d: TO, PD			
Description:	Clears the contents of the specifie register.	Encoding: Description:	0000 CLRWDT ins	0000 0000 0100 CLRWDT instruction resets the		
If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.		oted. t the	Watchdog scaler of th PD, are set	Timer. It also r e WDT. Status 	esets <u>the</u> post- bits, TO and	
	If 'a' is '0' and the extended instruction and	tion Words:	1			
	in Indexed Literal Offset Addressir mode whenever f ≤ 95 (5Fh). See	Q Cycle Activ	vity:	00	04	
	Section 29.2.3 "Byte-Oriented an Bit-Oriented Instructions in Inde Literal Offset Mode" for details.	xed Decod	le No operation	Process Data	No operation	
Words:	1					
Cycles:	1	Example:	CLRWDT			
Q Cycle Activity:	02 03 04	Before In WD	struction T Counter =	?		
Decode	Read Process Writt register 'f' Data register	After Inst WD	rruction T Counter = T Postscaler =	00h 0		
Example:	CLRF FLAG_REG,1	TO PD	=	1 1		
Before Instru FLAG_F After Instructi FLAG_F	ction REG = 5Ah on REG = 00h					

PIC18F87K22 FAMILY

CAL	LW	Subroutine	Subroutine Call Using WREG						
Synta	ax:	CALLW							
Oper	ands:	None							
Oper	ation:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ $(PCLATH) \rightarrow$ $(PCLATU) \rightarrow$	PC + 2) → TOS, W) → PCL, PCLATH) → PCH, PCLATU) → PCU						
Statu	s Affected:	None							
Enco	ding:	0000	0000	0001	0100				
Description First, the return address (PC + 2) i pushed onto the return stack. Nex contents of W are written to PCL; t existing value is discarded. Then, contents of PCLATH and PCLATU latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction whil new next instruction is fetched					+ 2) is Next, the CL; the nen, the ATU are e is while the I.				
		Unlike CAL	⊥, there is STATUS o	s no optio or BSR.	n to				
Word	ls:	1	1						
Cycle	es:	2	2						
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read WREG	Push PC	C to	No				
	No	No	No		No				
	operation	operation	operati	on op	eration				
$\begin{array}{ccccc} \hline Example: & \text{HERE} & \text{CALLW} \\ \hline \\ & \text{Before Instruction} \\ & \text{PC} & = & \text{address} & (\text{HERE}) \\ & \text{PCLATH} & = & 10h \\ & \text{PCLATU} & = & 00h \\ & \text{W} & = & 00h \\ & \text{W} & = & 00h \\ & \text{After Instruction} \\ & \text{PC} & = & 001006h \\ & \text{TOS} & = & \text{address} & (\text{HERE} + 2) \\ & \text{PCLATH} & = & 10h \\ & \text{PCLATU} & = & 00h \\ & \text{W} & = & 06h \\ \end{array}$									

Syntax: MOVSF $[z_s], f_d$ Operands: $0 \le z_s \le 127$ $0 \le f_d \le 4095$ Operation: ((FSR2) + z_s) $ ightarrow f_d$ Status Affected: None Encoding: 1110 1011 $0zzz$ $zzzz_s$ 1111 ffff ffff ffff_d Description: The contents of the source register are moved to destination register 'f_d'. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f_d' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. Words: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Read source addr source reg Decode No No Write register 'f' (dest) No dummy read source addr source reg Decode No No Write register 'f' (dest) No dummy read source addr source reg	MOVSF Move Indexed to f								
Operands: $0 \le z_s \le 127$ $0 \le f_d \le 4095$ Operation:((FSR2) + z_s) $\rightarrow f_d$ Status Affected:NoneEncoding: 1st word (source) 2nd word (destin.) $1110 1011 0zzz zzzz_g \\ ffff ffff ffff ffff \\ ffff ffff ffff \\ ffff ffff \\ difff ffff ffff \\ difff \\ differ tz_s', in the contents of the source register aremoved to destination register is determined by adding the 7-bit literaloffset 'z_s', in the first word, to the valueof FSR2. The address of the destinationregister is specified by the 12-bit literal'f_d' in the second word. Both addressescan be anywhere in the 4096-byte dataspace (000h to FFFh).The MOVSF instruction cannot use thePCL, TOSU, TOSH or TOSL as thedestination register.Words:2QQ2Q3Q4Q4DecodeDetermineoperationNooperationWords:2Q1Q2Q3Q4Q4DecodeDetermineoperationoperationNooperationNooperationWriteregister 'f'(dest)MOVSF[05h], REG2Example:MOVSFMOVSF[05h], REG2Etample:MOVSFMOVSF[05h], REG2Before InstructionFSR2of 85h=S3hREG2=S6hof 85h=S3hREG2=S3hREG2=S4h=S5hof 85he=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3h$	Syntax:	MOVSF [2	MOVSF [z _s], f _d						
Operation: $((FSR2) + z_s) \rightarrow f_d$ Status Affected:NoneEncoding: 1st word (source) 2nd word (destin.) 1110 1111 1011 $0zzz$ $zzzz_sffffDescription:The contents of the source register aremoved to destination register 'f_d'. Theactual address of the source register isdetermined by adding the 7-bit literaloffset 'z_s', in the first word, to the valueof FSR2. The address of the destinationregister is specified by the 12-bit literal'f_d' in the second word. Both addressescan be anywhere in the 4096-byte dataspace (000h to FFFh).The MOVSF instruction cannot use thePCL, TOSU, TOSH or TOSL as thedestination register.Words:2Q Cycle Activity:Q1Q2Q3Q4DecodeDeterminesource addrDecodeNooperationsource addrMOVSF[05h], REG2Before InstructionFSR2=SR2=S65h=33hREG2=S11After InstructionFSR2FSR2=80hContentsof 85h=33hREG2=S2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=S3hREG2=$	Operands:	$\begin{array}{l} 0 \leq z_s \leq 12 \\ 0 \leq f_d \leq 408 \end{array}$	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$						
Status Affected:NoneEncoding: 1st word (source) 2nd word (destin.)1110 1011 ffff $0 z z z z z z z z s ffff d fff d ffff d ffff d ffff f ffff d fffff d ffff d fff d ffff d fff d ff ff$	Operation:	((FSR2) + 2	$z_s) \rightarrow f_d$						
Encoding: 1st word (source) 2nd word (destin.)1110 11111011 ffff $0zzzffffzzzz_sffff_dDescription:The contents of the source register aremoved to destination register 'f_d'. Theactual address of the source register isdetermined by adding the 7-bit literaloffset 'z_s', in the first word, to the valueof FSR2. The address of the destinationregister is specified by the 12-bit literal'f_d' in the second word. Both addressescan be anywhere in the 4096-byte dataspace (000h to FFFh).The MOVSF instruction cannot use thePCL, TOSU, TOSH or TOSL as thedestination register.Words:2QQ2Q2Q3Q4DecodeDecodeDeterminesource addrsource addrsource regDecodeNooperationNo dummyreadNoWiteregister' f'(dest)Example:MOVSFMOVSF[05h], REG2Before InstructionFSR2=SR2=80hContentsof 85h=33hREG2=80hContentsof 85h=33hREG2=80hContentsof 85h=33hREG2=80hContentsof 85h=33hREG2=33hREG2=$	Status Affected:	None							
Description: The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset 'z _s ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. Words: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Determine Read source reg Decode No No Write register 'f (dest) Decode No No Write register 'f (dest) Example: MOVSF [05h], REG2 Before Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 11h After Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 3	Encoding: 1st word (source) 2nd word (destin.) 1110 1111	1011 Ozz ffff ff	zz zzzz _s ff ffff _d					
value returned will be 00h.Words:2Cycles:2Q Cycle Activity:Q1Q2Q3Q4DecodeDetermine source addrRead source regDecodeNoNoWrite register 'f' (dest)Example:MOVSF[05h], REG2Before Instruction FSR2=80h Contents of 85h=State33h REG2=11hAfter Instruction FSR2=80h Contents of 85h=G 85h=33h REG2=REG2=11hAfter Instruction FSR2=80h Contents of 85hG 85h=33h REG2REG2=33h REG2REG2=33h REG2	Description:	The contents of the source register a moved to destination register 'f _d '. The actual address of the source register determined by adding the 7-bit literal offset ' z_s ', in the first word, to the valu of FSR2. The address of the destinati register is specified by the 12-bit liter 'f _d ' in the second word. Both address can be anywhere in the 4096-byte da space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points							
words:2Cycles:2Q Cycle Activity: $Q1$ Q2Q3Q4DecodeDetermineDecodeNoNoWriteregister 'f'No dummyreadVeradExample:MOVSFMOVSF[05h], REG2Before InstructionFSR2=80hContents=of 85h=33hREG2=11hAfter InstructionFSR2=80hContentsof 85h=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33h		value retur	ned will be 00h						
Cycles:2Q Cycle Activity:Q1Q2Q3Q4DecodeDetermineDetermineReadsource addrsource addrsource regDecodeNoNoWriteoperationoperationoperationregister 'f'(dest)KodummyreadreadNoExample:MOVSFMOVSF[05h], REG2Before InstructionFSR2FSR2=80hContentsof 85h=33hREG2REG2=11hAfter InstructionFSR2=80hContentsof 85h=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33hREG2=33h	vvords:	2							
Q Cycle Activity:Q1Q2Q3Q4DecodeDetermine source addrDetermine source addrRead source regDecodeNoNoWrite register 'f' (dest)DecodeNoNowrite register 'f' (dest)Example:MOVSF[05h], REG2Before Instruction FSR2=80h Contents of 85hFSR2=80h Contents of 85h=33h REG2=11hAfter Instruction FSR2=80h Contents of 85hof 85h=33h REG2of 85h=33h REG2a Sh=33h REG2a Sh=33h REG2a Sh=33h REG2a Sh=33h REG2a Sh=33h REG2a Sh=33h REG2	Cycles:	2							
U1 U2 U3 U4 Decode Determine source addr Determine source addr Read source reg Decode No No Write register 'f' (dest) Decode No operation operation register 'f' (dest) No dummy read read Image: Contents of 85h State Contents of 85h Before Instruction FSR2 = 80h Contents REG2 = 11h After Instruction FSR2 = 80h Contents FSR2 = 80h Contents = 33h REG2 of 85h = 33h REG2 = 33h	Q Cycle Activity:	00	00	04					
Decode Determine Determine Source addr source reg Decode No No No Write operation operation operation register 'f' No dummy read (dest) read No Write register 'f' (dest) No dummy read read State Example: MOVSF [05h], REG2 Before Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 11h After Instruction FSR2 = 80h Contents of 85h = 33h of 85h = 33h REG2 State = 33h REG2 REG2 = 33h REG2	Q1	Q2 Dotormino	Q3 Dotormino	Q4 Pood					
Decode No No Write operation operation operation register 'f' No dummy read (dest) Example: MOVSF [05h], REG2 Before Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 11h After Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 33h REG2 = 33h	Decode	source addr	source addr	source reg					
Example:MOVSF $[05h]$, REG2Before InstructionFSR2= $80h$ Contents of $85h$ = $33h$ REG2= $11h$ After InstructionFSR2= $80h$ Contents of $85h$ = $33h$ REG2= $33h$ REG2	Decode	No operation No dummy read	No operation	Write register 'f' (dest)					
Before Instruction FSR2 = $80h$ Contents of 85h = $33h$ REG2 = $11h$ After Instruction FSR2 = $80h$ Contents of 85h = $33h$ REG2 = $33h$	Example:	MOVSF	[05h], REG2	1					
	Before Instru FSR2 Conten of 85h REG2 After Instruct FSR2 Conten of 85h REG2	uction ts = 80 ts = 33 = 11 tion ts = 80 ts = 33 = 33	bh bh bh bh bh						

30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K22 Family (Industrial/Extended) (Continued)

PIC18F8 (Indu	7K22 Family strial/Extended)	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Device	Тур	Max	Units	Conditions			
	Supply Current (IDD) ^(2,3)							
	All devices	5.3	10	μA	-40°C			
		5.5	10	μA	+25°C	VDD = 1.8V ⁽⁴⁾		
		5.5	10	μA	+85°C	Regulator Disabled		
		12	24	μA	+125°C			
	All devices	10	15	μA	-40°C			
		10	16	μA	+25°C	VDD = 3.3V ⁽⁴⁾	FOSC = 31 kHz	
		11	17	μA	+85°C	Regulator Disabled		
		15	35	μA	+125°C			
	All devices	70	180	μA	-40°C			
		80	185	μA	+25°C	VDD = 5√ ⁽⁵⁾		
		90	190	μA	+85°C	Regulator Enabled		
		200	500	μA	+125°C			
	All devices	410	850	μA	-40°C		Fosc = 1 MHz (RC_RUN mode, HE-INTOSC)	
		410	800	μA	+25°C	VDD = 1.8V ⁽⁴⁾		
		410	830	μA	+85°C	Regulator Disabled		
		700	1500	μA	+125°C			
	All devices	680	990	μA	-40°C			
		680	960	μA	+25°C	VDD = 3.3V ⁽⁴⁾		
		670	950	μA	+85°C	Regulator Disabled		
		800	1700	μA	+125°C		111 1110000)	
	All devices	760	1400	μA	-40°C			
		780	1400	μA	+25°C	VDD = 5V ⁽⁵⁾		
		800	1500	μA	+85°C	Regulator Enabled		
		1200	2400	μA	+125°C			
	All devices	760	1300	μA	-40°C			
		760	1400	μA	+25°C	VDD = 1.8V ⁽⁴⁾		
		770	1500	μA	+85°C	Regulator Disabled		
		800	1700	μA	+125°C			
	All devices	1.4	2.5	mA	-40°C			
		1.4	2.5	mA	+25°C	VDD = 3.3V ⁽⁴⁾	FOSC = 4 MHZ	
		1.4	2.5	mA	+85°C	Regulator Disabled	HF-INTOSC)	
		1.5	3.0	mA	+125°C			
	All devices	1.5	2.7	mA	-40°C			
		1.5	2.7	mA	+25°C	VDD = 5V ⁽⁵⁾		
		1.5	2.7	mA	+85°C	Regulator Enabled		
		1.6	3.3	mA	+125°C			

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = External square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

6: 48 MHz, maximum frequency at +125°C.