




Welcome to [E-XFL.COM](#)

## Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

|                                 |                                                                                                                                                                                         |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                                                |
| Core Processor                  | MIPS-II                                                                                                                                                                                 |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                                                                                                                                          |
| Speed                           | 133MHz                                                                                                                                                                                  |
| Co-Processors/DSP               | -                                                                                                                                                                                       |
| RAM Controllers                 | SDRAM                                                                                                                                                                                   |
| Graphics Acceleration           | No                                                                                                                                                                                      |
| Display & Interface Controllers | -                                                                                                                                                                                       |
| Ethernet                        | -                                                                                                                                                                                       |
| SATA                            | -                                                                                                                                                                                       |
| USB                             | -                                                                                                                                                                                       |
| Voltage - I/O                   | 2.5V, 3.3V                                                                                                                                                                              |
| Operating Temperature           | 0°C ~ 70°C (TA)                                                                                                                                                                         |
| Security Features               | -                                                                                                                                                                                       |
| Package / Case                  | 208-BFQFP                                                                                                                                                                               |
| Supplier Device Package         | 208-PQFP (28x28)                                                                                                                                                                        |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/idt79rc32t333-133dh">https://www.e-xfl.com/product-detail/renesas-electronics-america/idt79rc32t333-133dh</a> |

- ◆ **Serial Peripheral Interface (SPI) master mode interface**
- ◆ **UART Interface**
  - 16550 compatible UART
  - Baud rate support up to 1.5 Mb/s
- ◆ **Memory & Peripheral Controller**
  - 6 banks, up to 8MB per bank
  - Supports 8-, 16-, and 32-bit interfaces
  - Supports Flash ROM, SRAM, dual-port memory, and peripheral devices
  - Supports external wait-state generation
  - 8-bit boot PROM support
  - Flexible I/O timing protocols
- ◆ **4 DMA Channels**
  - 4 general purpose DMA, each with endianness swappers and byte lane data alignment
  - Supports scatter/gather, chaining via linked lists of records
  - Supports memory-to-memory, memory-to-I/O, memory-to-PCI, PCI-to-PCI, and I/O-to-I/O transfers
  - Supports unaligned transfers
  - Supports burst transfers
  - Programmable DMA bus transactions burst size (up to 16 bytes)
- ◆ **PCI Bus Interface**
  - 32-bit PCI, up to 50 MHz
  - Revision 2.2 compatible
  - Target or master
  - Host or satellite
  - Three slot PCI arbiter
  - Serial EEPROM support, for loading configuration registers
- ◆ **Off-the-shelf development tools**
- ◆ **JTAG Interface (IEEE Std. 1149.1 compatible)**
- ◆ **208 QFP Package**

- ◆ **3.3V or 2.5V core supply with 3.3V I/O supply**
  - 3.3V core supply is 5V I/O tolerant
- ◆ **EJTAG in-circuit emulator interface**

## CPU Execution Core

The RC32333 integrates the RISCORE 32300, the same CPU core found in the award-winning RC32364 microprocessor. The RISCORE 32300 implements the Enhanced MIPS-II ISA. Thus, it is upwardly compatible with applications written for a wide variety of MIPS architecture processors, and it is kernel compatible with the modern operating systems that support IDT's 64-bit RISController product family. The RISCORE 32300 was explicitly defined and designed for integrated processor products such as the RC32333. Key attributes of the execution core found within this product include:

- ◆ High-speed, 5-stage scalar pipeline executes to 150MHz. This high performance enables the RC32333 to perform a variety of performance intensive tasks, such as routing, DSP algorithms, etc.
- ◆ 32-bit architecture with enhancements of key capabilities. Thus, the RC32333 can execute existing 32-bit programs, while enabling designers to take advantage of recent advances in CPU architecture.
- ◆ Count leading-zeroes/ones. These instructions are common to a wide variety of tasks, including modem emulation, voice over IP compression and decompression, etc.
- ◆ Cache PREFetch instruction support, including a specialized form intended to help memory coherency. System programmers can allocate and stage the use of memory bandwidth to achieve maximum performance.
- ◆ 8KB of 2-way set associative instruction cache




Figure 2 RC32333 Based System Diagram

Secondly, the RC32333 implements additional reporting signals intended to simplify the task of system debugging when using a logic analyzer. This product allows the logic analyzer to differentiate transactions initiated by DMA from those initiated by the CPU and further allows CPU transactions to be sorted into instruction fetches vs. data fetches.

Finally, the RC32333 implements a full boundary scan capability, allowing board manufacturing diagnostics and debug.

## Packaging

The RC32333 is packaged using a 208 Quad Flat Pack (QFP) package.

## Thermal Considerations

The RC32333 consumes less than 2.0 W peak power. The device is guaranteed in an ambient temperature range of 0° to +70° C for commercial temperature devices; -40° to +85° C for industrial temperature devices.

## Revision History

**March 5, 2003:** Initial publication of 2.5V Revision X silicon.

**September 2, 2003:** Added 2.5V version of device. Changed tables to include 2.5V values where appropriate. Added a Power Consumption table, Temperature and Voltage table, and Power Curves for the 2.5V device. In the PCI category of Table 6, created separate sections for 3.3V and 2.5V devices and in 2.5V section changed time to 4 ns for `pci_cbe_n[3:0]`, `pci_frame_n`, `pci_trdy_n`, and `pci_irdy_n`. In Table 8, added 3 new categories (Input Pads, PCI Input Pads, and All Pads) and added footnotes 2 and 3. In Table 13, pins 181 and 184 were changed from Vcc Core to Vcc I/O.

**March 24, 2004:** In Table 1, changed description in Satellite Mode for `pci_rst_n`. Specified “cold” reset on pages 12 and 13. Changed several values in Table 12, Absolute Maximum Ratings, and changed footnote 1 to that table.

**May 4, 2004:** Revised values in Table 11, Power Consumption — 2.5V Device.

## Pin Description Table

The following table lists the pins provided on the RC32333. Note that those pin names followed by “\_n” are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

| Name                   | Type                   | Reset State Status   | Drive Strength Capability  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
|------------------------|------------------------|----------------------|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------|-------------|-------------|-------------|-------------|--|--------|-------------|-------------|-------------|-------------|--|--------|------------------------|-------------|-----------------------|-----------------------|--|-------|------------------------|-------------|-------------|-------------------|--|
| Local System Interface |                        |                      |                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| mem_data[31:0]         | I/O                    | Z                    | High                       | <b>Local system data bus</b><br>Primary data bus for memory. I/O and SDRAM.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| mem_addr[22:2]         | I/O                    | [22:10] Z<br>[9:2] L | [22:17] Low<br>[16:2] High | <b>Memory Address Bus</b><br>These signals provide the Memory or DRAM address, during a Memory or DRAM bus transaction. During each word data, the address increments either in linear or sub-block ordering, depending on the transaction type. The table below indicates how the memory write enable signals are used to address discreet memory port width types. <table><tr><th>Port Width</th><th>Pin Signals</th><th>mem_we_n[3]</th><th>mem_we_n[2]</th><th>mem_we_n[1]</th><th>mem_we_n[0]</th></tr><tr><td>DMA (32-bit)</td><td>mem_we_n[3]</td><td>mem_we_n[2]</td><td>mem_we_n[1]</td><td>mem_we_n[0]</td><td></td></tr><tr><td>32-bit</td><td>mem_we_n[3]</td><td>mem_we_n[2]</td><td>mem_we_n[1]</td><td>mem_we_n[0]</td><td></td></tr><tr><td>16-bit</td><td>Byte High Write Enable</td><td>mem_addr[1]</td><td>Not Used (Driven Low)</td><td>Byte Low Write Enable</td><td></td></tr><tr><td>8-bit</td><td>Not Used (Driven High)</td><td>mem_addr[1]</td><td>mem_addr[0]</td><td>Byte Write Enable</td><td></td></tr></table><br>mem_addr[22] Alternate function: reset_boot_mode[1].<br>mem_addr[21] Alternate function: reset_boot_mode[0].<br>mem_addr[20] Alternate function: reset_pci_host_mode.<br>mem_addr[19] Alternate function: modebit [9].<br>mem_addr[18] Alternate function: modebit [8].<br>mem_addr[17] Alternate function: modebit [7].<br>mem_addr[16] Alternate function: sdram_addr[16].<br>mem_addr[15] Alternate function: sdram_addr[15].<br>mem_addr[14] Alternate function: sdram_addr[14].<br>mem_addr[13] Alternate function: sdram_addr[13].<br>mem_addr[11] Alternate function: sdram_addr[11].<br>mem_addr[10] Alternate function: sdram_addr[10].<br>mem_addr[9] Alternate function: sdram_addr[9].<br>mem_addr[8] Alternate function: sdram_addr[8].<br>mem_addr[7] Alternate function: sdram_addr[7].<br>mem_addr[6] Alternate function: sdram_addr[6].<br>mem_addr[5] Alternate function: sdram_addr[5].<br>mem_addr[4] Alternate function: sdram_addr[4].<br>mem_addr[3] Alternate function: sdram_addr[3].<br>mem_addr[2] Alternate function: sdram_addr[2]. | Port Width  | Pin Signals | mem_we_n[3] | mem_we_n[2] | mem_we_n[1] | mem_we_n[0] | DMA (32-bit) | mem_we_n[3] | mem_we_n[2] | mem_we_n[1] | mem_we_n[0] |  | 32-bit | mem_we_n[3] | mem_we_n[2] | mem_we_n[1] | mem_we_n[0] |  | 16-bit | Byte High Write Enable | mem_addr[1] | Not Used (Driven Low) | Byte Low Write Enable |  | 8-bit | Not Used (Driven High) | mem_addr[1] | mem_addr[0] | Byte Write Enable |  |
| Port Width             | Pin Signals            | mem_we_n[3]          | mem_we_n[2]                | mem_we_n[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | mem_we_n[0] |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| DMA (32-bit)           | mem_we_n[3]            | mem_we_n[2]          | mem_we_n[1]                | mem_we_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| 32-bit                 | mem_we_n[3]            | mem_we_n[2]          | mem_we_n[1]                | mem_we_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| 16-bit                 | Byte High Write Enable | mem_addr[1]          | Not Used (Driven Low)      | Byte Low Write Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| 8-bit                  | Not Used (Driven High) | mem_addr[1]          | mem_addr[0]                | Byte Write Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| mem_cs_n[5:0]          | Output                 | H                    | Low                        | <b>Memory Chip Select Negated</b> Recommend an external pull-up.<br>Signals that a Memory Bank is actively selected.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| mem_oe_n               | Output                 | H                    | High                       | <b>Memory Output Enable Negated</b> Recommend an external pull-up.<br>Signals that a Memory Bank can output its data lines onto the cpu_ad bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |
| mem_we_n[3:0]          | Output                 | H                    | High                       | <b>Memory Write Enable Negated Bus</b><br>Signals which bytes are to be written during a memory transaction. Bits act as Byte Enable and mem_addr[1:0] signals for 8-bit or 16-bit wide addressing.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |             |             |             |             |             |             |              |             |             |             |             |  |        |             |             |             |             |  |        |                        |             |                       |                       |  |       |                        |             |             |                   |  |

Table 1 Pin Descriptions (Part 1 of 6)

| Name           | Type   | Reset State Status | Drive Strength Capability | Description                                                                                                                                                                                                                                                                                       |
|----------------|--------|--------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| mem_wait_n     | Input  |                    | —                         | <b>Memory Wait Negated</b> Requires an external pull-up.<br>SRAM/IO/IOM modes: Allows external wait-states to be injected during the last cycle before data is sampled.<br>DPM (dual-port) mode: Allows dual-port busy signal to restart memory transaction.<br>Alternate function: sdram_wait_n. |
| mem_245_oe_n   | Output | H                  | Low                       | <b>Memory FCT245 Output Enable Negated</b><br>Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to a memory or I/O bank.                                                                                                                       |
| mem_245_dt_r_n | Output | Z                  | High                      | <b>Memory FCT245 Direction Xmit/Rcv Negated</b> Recommend an external pull-up.<br>Alternate function: cpu_dt_r_n. See CPU Core Specific Signals below.                                                                                                                                            |
| output_clk     | Output | cpu_masterclk      | High                      | <b>Output Clock</b><br>Optional clock output.                                                                                                                                                                                                                                                     |

**PCI Interface**

|                |                    |   |     |                                                                                                                                                                                                                             |
|----------------|--------------------|---|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| pci_ad[31:0]   | I/O                | Z | PCI | <b>PCI Multiplexed Address/Data Bus</b><br>Address driven by Bus Master during initial frame_n assertion, and then the Data is driven by the Bus Master during writes; or the Data is driven by the Bus Slave during reads. |
| pci_cbe_n[3:0] | I/O                | Z | PCI | <b>PCI Multiplexed Command/Byte Enable Bus</b><br>Command (not negated) Bus driven by the Bus Master during the initial frame_n assertion. Byte Enable Negated Bus driven by the Bus Master during the data phase(s).       |
| pci_par        | I/O                | Z | PCI | <b>PCI Parity</b><br>Even parity of the pci_ad[31:0] bus. Driven by Bus Master during Address and Write Data phases. Driven by the Bus Slave during the Read Data phase.                                                    |
| pci_frame_n    | I/O                | Z | PCI | <b>PCI Frame Negated</b><br>Driven by the Bus Master. Assertion indicates the beginning of a bus transaction. De-assertion indicates the last datum.                                                                        |
| pci_trdy_n     | I/O                | Z | PCI | <b>PCI Target Ready Negated</b><br>Driven by the Bus Slave to indicate the current datum can complete.                                                                                                                      |
| pci_irdy_n     | I/O                | Z | PCI | <b>PCI Initiator Ready Negated</b><br>Driven by the Bus Master to indicate that the current datum can complete.                                                                                                             |
| pci_stop_n     | I/O                | Z | PCI | <b>PCI Stop Negated</b><br>Driven by the Bus Slave to terminate the current bus transaction.                                                                                                                                |
| pci_idsel_n    | Input              |   | —   | <b>PCI Initialization Device Select</b><br>Uses pci_req_n[2] pin. See the PCI subsection.                                                                                                                                   |
| pci_perr_n     | I/O                | Z | PCI | <b>PCI Parity Error Negated</b><br>Driven by the receiving Bus Agent 2 clocks after the data is received, if a parity error occurs.                                                                                         |
| pci_serr_n     | I/O Open-collector | Z | PCI | <b>System Error</b> Requires an external pull-up.<br>Driven by any agent to indicate an address parity error, data parity during a Special Cycle command, or any other system error.                                        |
| pci_clk        | Input              |   | —   | <b>PCI Clock</b><br>Clock for PCI Bus transactions. Uses the rising edge for all timing references.                                                                                                                         |
| pci_rst_n      | Input              | L | —   | <b>PCI Reset Negated</b><br>Host mode: Resets all PCI related logic.<br>Satellite mode: Resets all PCI related logic and also warm resets the 32333.                                                                        |
| pci_devsel_n   | I/O                | Z | PCI | <b>PCI Device Select Negated</b><br>Driven by the target to indicate that the target has decoded the present address as a target address.                                                                                   |

Table 1 Pin Descriptions (Part 2 of 6)

| Name                             | Type                              | Reset State Status                          | Drive Strength Capability | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------------------------------|-----------------------------------|---------------------------------------------|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| pci_req_n[2]                     | Input                             | Z                                           | —                         | <b>PCI Bus Request #2 Negated</b> Requires an external pull-up.<br>Host mode: pci_req_n[2] is an input indicating a request from an external device.<br>Satellite mode: used as pci_idsel pin which selects this device during a configuration read or write.<br>Alternate function: pci_idsel (satellite).                                                                                                                                                            |
| pci_req_n[1]                     | Input                             | Z                                           | —                         | <b>PCI Bus Request #1 Negated</b><br>Requires external pull-up.<br>Host mode: pci_req_n[1] is an input indicating a request from an external device.<br>Alternate function: Unused (satellite).                                                                                                                                                                                                                                                                        |
| pci_req_n[0]                     | I/O                               | Z                                           | High                      | <b>PCI Bus Request #0 Negated</b> Requires an external pull-up for burst mode.<br>Host mode: pci_req_n[0] is an input indicating a request from an external device.<br>Satellite mode: pci_req_n[0] is an output indicating a request from this device.                                                                                                                                                                                                                |
| pci_gnt_n[2]                     | Output                            | Z <sup>1</sup>                              | High                      | <b>PCI Bus Grant #2 Negated</b> Recommend an external pull-up.<br>Host mode: pci_gnt_n[2] is an output indicating a grant to an external device.<br>Satellite mode: pci_gnt_n[2] is used as the pci_inta_n output pin. External pull-up is required.<br>Alternate function: pci_inta_n (satellite).                                                                                                                                                                    |
| pci_gnt_n[1] /<br>pci_eeeprom_cs | I/O                               | X for 1 pci<br>clock then<br>H <sup>2</sup> | High                      | <b>PCI Bus Grant #1 Negated</b><br>Recommend external pull-up.<br>Host mode: pci_gnt_n[1] is an output indicating a grant to an external device.<br>Satellite mode: Used as pci_eprom_cs output pin for Serial Chip Select for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time.<br>1st Alternate function: pci_eeeprom_cs (satellite).<br>2nd Alternate function: PIO[7]. |
| pci_gnt_n[0]                     | I/O                               | Z                                           | High                      | <b>PCI Bus Grant #0 Negated</b><br>Host mode: pci_gnt_n[0] is an output indicating a grant to an external device. Recommend external pull-up.<br>Satellite mode: pci_gnt_n[0] is an input indicating a grant to this device. Requires external pull-up.                                                                                                                                                                                                                |
| pci_inta_n                       | Output<br>Open-<br>collec-<br>tor | Z                                           | PCI                       | <b>PCI Interrupt #A Negated</b><br>Uses pci_gnt_n[2]. See the PCI subsection.                                                                                                                                                                                                                                                                                                                                                                                          |
| pci_lock_n                       | Input                             |                                             | —                         | <b>PCI Lock Negated</b><br>Driven by the Bus Master to indicate that an exclusive operation is occurring.                                                                                                                                                                                                                                                                                                                                                              |

<sup>1</sup> Z in host mode; L in satellite non-boot mode; Z in satellite boot mode.  
<sup>2</sup> H in host mode, L in satellite non-boot and boot modes. X = unknown.

**SDRAM Control Interface**

|               |        |   |      |                                                                                                                                                                                                          |
|---------------|--------|---|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| sdram_addr_12 | Output | L | High | <b>SDRAM Address Bit 12 and Precharge All</b><br>SDRAM mode: Provides SDRAM address bit 12 (10 on the SDRAM chip) during row address and "pre-charge all" signal during refresh, read and write command. |
| sdram_ras_n   | Output | H | High | <b>SDRAM RAS Negated</b><br>SDRAM mode: Provides SDRAM RAS control signal to all SDRAM banks.                                                                                                            |
| sdram_cas_n   | Output | H | High | <b>SDRAM CAS Negated</b><br>SDRAM mode: Provides SDRAM CAS control signal to all SDRAM banks.                                                                                                            |
| sdram_we_n    | Output | H | High | <b>SDRAM WE Negated</b><br>SDRAM mode: Provides SDRAM WE control signal to all SDRAM banks.                                                                                                              |
| sdram_cke     | Output | H | High | <b>SDRAM Clock Enable</b><br>SDRAM mode: Provides clock enable to all SDRAM banks.                                                                                                                       |

Table 1 Pin Descriptions (Part 3 of 6)

| Name                | Type   | Reset State Status | Drive Strength Capability | Description                                                                                                                                                                                                    |
|---------------------|--------|--------------------|---------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| sdram_cs_n[3:0]     | Output | H                  | High                      | <b>SDRAM Chip Select Negated Bus</b> Recommend an external pull-up.<br>SDRAM mode: Provides chip select to each SDRAM bank.<br>SODIMM mode: Provides upper select byte enables [7:4].                          |
| sdram_s_n[1:0]      | Output | H                  | High                      | <b>SDRAM SODIMM Select Negated Bus</b><br>SDRAM mode: Not used.<br>SDRAM SODIMM mode: Upper and lower chip selects.                                                                                            |
| sdram_bemask_n[3:0] | Output | H                  | High                      | <b>SDRAM Byte Enable Mask Negated Bus (DQM)</b><br>SDRAM mode: Provides byte enables for each byte lane of all DRAM banks.<br>SODIMM mode: Provides lower select byte enables [3:0].                           |
| sdram_245_oe_n      | Output | H                  | Low                       | <b>SDRAM FCT245 Output Enable Negated</b> Recommend an external pull-up.<br>SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to any DRAM bank. |
| sdram_245_dt_r_n    | Output | Z                  | High                      | <b>SDRAM FCT245 Direction Transmit/Receive</b> Recommend an external pull-up.<br>Uses cpu_dt_r_n. See CPU Core Specific Signals below.                                                                         |

**On-Chip Peripherals**

|                |     |                  |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|----------------|-----|------------------|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| dma_ready_n[0] | I/O | Z                | Low | <b>DMA Ready Negated Bus</b> Requires an external pull-up.<br>Ready mode: Input pin for general purpose DMA channel 0 that can initiate the next datum in the current DMA descriptor frame.<br>Done mode: Input pin for general purpose DMA channel 0 that can terminate the current DMA descriptor frame.<br>dma_ready_n[0] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[0].                                                                                                     |
| pio[7:0]       | I/O | See related pins | Low | <b>Programmable Input/Output</b><br>General purpose pins that can each can be configured as a general purpose input or general purpose output. These pins are multiplexed with other pin functions:<br>pci_gnt_n[1] (pci_eeprom_cs), spi_mosi, spi_sck, spi_ss_n, spi_miso, uart_rx[0], uart_tx[0], dma_ready_n[0]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time. The others default to inputs.                                                            |
| uart_rx[0]     | I/O | Z                | Low | <b>UART Receive Data Bus</b><br>UART mode: UART channel receive data.<br>uart_rx[0] Alternate function: PIO[2].                                                                                                                                                                                                                                                                                                                                                                                        |
| uart_tx[0]     | I/O | Z                | Low | <b>UART Transmit Data Bus</b> Recommend an external pull-up.<br>UART mode: UART channel send data. Note that this pin defaults to an input at reset time and must be programmed via the PIO interface before being used as a UART output.<br>uart_tx[0] Alternate function: PIO[1].                                                                                                                                                                                                                    |
| spi_mosi       | I/O | L                | Low | <b>SPI Data Output</b><br>Serial mode: Output pin from RC32333 as an Input to a Serial Chip for the Serial data input stream.<br>In PCI satellite mode, acts as an Output pin from RC32333 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode.<br>1st Alternate function: PIO[6]. Defaults to the output direction at reset time.<br>2nd Alternate function: pci_eeprom_mdo. |
| spi_miso       | I/O | Z                | Low | <b>SPI Data Input</b><br>Serial mode: Input pin to RC32333 from the Output of a Serial Chip for the Serial data output stream.<br>In PCI satellite mode, acts as an Input pin from RC32333 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode. Defaults to input direction at reset time.<br>1st Alternate function: PIO[3].<br>2nd Alternate function: pci_eeprom_mdi.    |

**Table 1 Pin Descriptions (Part 4 of 6)**


| Name            | Type  | Reset State Status | Drive Strength Capability | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------|-------|--------------------|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ejtag_pcst[2:0] | I/O   | Z                  | Low                       | <b>EJTAG PC Trace Status Information</b><br>111 (STL) Pipe line Stall<br>110 (JMP) Branch/Jump forms with PC output<br>101 (BRT) Branch/Jump forms with no PC output<br>100 (EXP) Exception generated with an exception vector code output<br>011 (SEQ) Sequential performance<br>010 (TST) Trace is outputted at pipeline stall time<br>001 (TSQ) Trace trigger output at performance time<br>000 (DBM) Run Debug Mode<br>Alternate function: modebit[2:0]. |
| ejtag_tms       | Input |                    | —                         | <b>EJTAG Test Mode Select</b> Requires an external pull-up.<br>The ejtag_tms is sampled on the rising edge of jtag_tck.                                                                                                                                                                                                                                                                                                                                      |

**Debug Signals**

|                 |     |   |     |                                                                                                                                                                                                                                                                                                                                                              |
|-----------------|-----|---|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| debug_cpu_dma_n | I/O | Z | Low | <b>Debug CPU versus DMA Negated</b><br>De-assertion high during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from the CPU.<br>Assertion low during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from DMA.<br>Alternate function: modebit[6].                     |
| debug_cpu_ack_n | I/O | Z | Low | <b>Debug CPU Acknowledge Negated</b><br>Indicates either a data acknowledge to the CPU or DMA.<br>Alternate function: modebit[4].                                                                                                                                                                                                                            |
| debug_cpu_ads_n | I/O | Z | Low | <b>Debug CPU Address/Data Strobe Negated</b><br>Assertion indicates that either a CPU or a DMA transaction is beginning and that the mem_data[31:4] bus has the current block address.<br>Alternate function: modebit[5].                                                                                                                                    |
| debug_cpu_i_d_n | I/O | Z | Low | <b>Debug CPU Instruction versus Data Negated</b><br>Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU or DMA data transaction.<br>De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU instruction transaction.<br>Alternate function: modebit[3]. |

**Table 1 Pin Descriptions (Part 6 of 6)**

# Logic Diagram — RC32333



**AC Timing Characteristics — RC32333**

Ta Commercial = 0°C to +70°C; Ta Industrial = -40°C to +85°C

3.3V version: V<sub>cc</sub> Core = +3.3V±5%; V<sub>cc</sub> I/O = +3.3V±5%2.5V version: V<sub>cc</sub> Core = +2.5V±5%; V<sub>cc</sub> I/O = +3.3V±5%

| Signal | Symbol | Reference Edge | RC32333 <sup>1</sup><br>100MHz |     | RC32333 <sup>1</sup><br>133MHz |     | RC32333 <sup>1</sup><br>150MHz |     | Units | User Manual<br>Timing<br>Diagram<br>Reference |
|--------|--------|----------------|--------------------------------|-----|--------------------------------|-----|--------------------------------|-----|-------|-----------------------------------------------|
|        |        |                | Min                            | Max | Min                            | Max | Min                            | Max |       |                                               |

**Local System Interface**

|                                                                                                |       |                      |     |                 |     |                 |     |                  |    |                                                                             |
|------------------------------------------------------------------------------------------------|-------|----------------------|-----|-----------------|-----|-----------------|-----|------------------|----|-----------------------------------------------------------------------------|
| mem_data[31:0] (data phase)                                                                    | Tsu2  | cpu_masterclk rising | 6   | —               | 5   | —               | 4.8 | —                | ns | Chapter 9, Figures 9.2 and 9.3<br><br>Chapter 10, Figures 10.6 through 10.8 |
| mem_data[31:0] (data phase)                                                                    | Thld2 | cpu_masterclk rising | 1.5 | —               | 1.5 | —               | 1.5 | —                | ns |                                                                             |
| cpu_dt_r_n                                                                                     | Tdo3  | cpu_masterclk rising | —   | 15              | —   | 12              | —   | 10               | ns |                                                                             |
| mem_data[31:0]                                                                                 | Tdo4  | cpu_masterclk rising | —   | 12              | —   | 10              | —   | 9.3              | ns |                                                                             |
| mem_data[31:0] output hold time                                                                | Tdoh1 | cpu_masterclk rising | 1   | —               | 1   | —               | 1   | —                | ns |                                                                             |
| mem_data[31:0] (tristate disable time)                                                         | Tdz   | cpu_masterclk rising | —   | 12 <sup>2</sup> | —   | 10 <sup>2</sup> | —   | 9.3 <sup>2</sup> | ns |                                                                             |
| mem_data[31:0] (tristate to data time)                                                         | Tzd   | cpu_masterclk rising | —   | 12 <sup>2</sup> | —   | 10 <sup>2</sup> | —   | 9.3 <sup>2</sup> | ns |                                                                             |
| mem_wait_n                                                                                     | Tsu6  | cpu_masterclk rising | 9   | —               | 7   | —               | 6   | —                | ns |                                                                             |
| mem_wait_n                                                                                     | Thld8 | cpu_masterclk rising | 1   | —               | 1   | —               | 1   | —                | ns |                                                                             |
| mem_addr[22:2]                                                                                 | Tdo5  | cpu_masterclk rising | —   | 12              | —   | 9               | —   | 8                | ns |                                                                             |
| mem_cs_n[5:0]                                                                                  | Tdo6  | cpu_masterclk rising | —   | 12              | —   | 9               | —   | 8                | ns |                                                                             |
| mem_oe_n, mem_245_oe_n                                                                         | Tdo7  | cpu_masterclk rising | —   | 12              | —   | 9               | —   | 8                | ns |                                                                             |
| mem_we_n[3:0]                                                                                  | Tdo7a | cpu_masterclk rising | —   | 15              | —   | 12              | —   | 10               | ns |                                                                             |
| mem_245_dt_r_n                                                                                 | Tdo8  | cpu_masterclk rising | —   | 15              | —   | 12              | —   | 10               | ns |                                                                             |
| mem_addr[25:2]<br>mem_cs_n[5:0]<br>mem_oe_n, mem_we_n[3:0],<br>mem_245_dt_r_n,<br>mem_245_oe_n | Tdoh3 | cpu_masterclk rising | 1.5 | —               | 1.5 | —               | 1.5 | —                | ns |                                                                             |

**PCI for 3.3V Device<sup>3</sup>**

|                                                                                                                                                                    |      |                |   |   |   |   |   |   |    |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------------|---|---|---|---|---|---|----|--|
| pci_ad[31:0], pci_cbe_n[3:0],<br>pci_par, pci_frame_n, pci_trdy_n,<br>pci_irdy_n, pci_stop_n, pci_perr_n,<br>pci_serr_n, pci_devsels_n,<br>pci_lock_n              | Tsu  | pci_clk rising | 3 | — | 3 | — | 3 | — | ns |  |
| pci_idsel, pci_req_n[2],<br>pci_req_n[1], pci_req_n[0],<br>pci_gnt_n[0], pci_inta_n                                                                                | Tsu  | pci_clk rising | 5 | — | 5 | — | 5 | — | ns |  |
| pci_gnt_n[0]                                                                                                                                                       | Tsu  | pci_clk rising | 5 | — | 5 | — | 5 | — | ns |  |
| pci_ad[31:0], pci_cbe_n[3:0],<br>pci_par, pci_frame_n, pci_trdy_n,<br>pci_irdy_n, pci_stop_n, pci_perr_n,<br>pci_serr_n, pci_devsels_n,<br>pci_lock_n <sup>4</sup> | Thld | pci_clk rising | 0 | — | 0 | — | 0 | — | ns |  |

Table 6 AC Timing Characteristics - RC32333 (Part 1 of 4)

| Signal                                                                                                                                | Symbol | Reference Edge                           | RC32333 <sup>1</sup><br>100MHz |     | RC32333 <sup>1</sup><br>133MHz |     | RC32333 <sup>1</sup><br>150MHz |     | Units | User Manual<br>Timing<br>Diagram<br>Reference |
|---------------------------------------------------------------------------------------------------------------------------------------|--------|------------------------------------------|--------------------------------|-----|--------------------------------|-----|--------------------------------|-----|-------|-----------------------------------------------|
|                                                                                                                                       |        |                                          | Min                            | Max | Min                            | Max | Min                            | Max |       |                                               |
| pci_idsel, pci_req_n[2],<br>pci_req_n[1], pci_req_n[0],<br>pci_gnt_n[0], pci_inta_n                                                   | Thld   | pci_clk rising                           | 0                              | —   | 0                              | —   | 0                              | —   | ns    |                                               |
| pci_eeprom_mdi                                                                                                                        | Tsu    | pci_clk rising,<br>pci_eeprom_sk falling | 15                             | —   | 12                             | —   | 10                             | —   | ns    |                                               |
| pci_eeprom_mdi                                                                                                                        | Thld   | pci_clk rising,<br>pci_eeprom_sk falling | 15                             | —   | 12                             | —   | 10                             | —   | ns    |                                               |
| pci_eeprom_mdo, pci-eeprom_cs                                                                                                         | Tdo    | pci_clk rising,<br>pci_eeprom_sk falling | —                              | 15  | —                              | 12  | —                              | 10  | ns    |                                               |
| pci_eeprom_sk                                                                                                                         | Tdo    | pci_clk rising                           | —                              | 15  | —                              | 12  | —                              | 10  | ns    |                                               |
| pci_ad[31:0], pci_cbe_n[3:0],<br>pci_par, pci_frame_n, pci_trdy_n,<br>pci_irdy_n, pci_stop_n, pci_perr_n,<br>pci_serr_n, pci_devsel_n | Tdo    | pci_clk rising                           | 2                              | 7.5 | 2                              | 7.5 | 2                              | 7.5 | ns    |                                               |
| pci_req_n[0], pci_gnt_n[2],<br>pci_gnt_n[1], pci_gnt_n[0],<br>pci_inta_n                                                              | Tdo    | pci_clk rising                           | 2                              | 7.5 | 2                              | 7.5 | 2                              | 7.5 | ns    |                                               |

**PCI for 2.5V Device<sup>3</sup>**

|                                                                                                                                                                   |      |                                          |    |    |    |    |    |    |    |  |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------------------------------------------|----|----|----|----|----|----|----|--|
| pci_ad[31:0], pci_par, pci_stop_n,<br>pci_perr_n, pci_serr_n,<br>pci_devsel_n, pci_lock_n <sup>4</sup>                                                            | Tsu  | pci_clk rising                           | 3  | —  | 3  | —  | 3  | —  | ns |  |
| pci_cbe_n[3:0], pci_frame_n,<br>pci_trdy_n, pci_irdy_n                                                                                                            | Tsu  | pci_clk rising                           | 4  | —  | 4  | —  | 4  | —  | ns |  |
| pci_idsel, pci_req_n[2],<br>pci_req_n[1], pci_req_n[0],<br>pci_gnt_n[0], pci_inta_n                                                                               | Tsu  | pci_clk rising                           | 5  | —  | 5  | —  | 5  | —  | ns |  |
| pci_gnt_n[0]                                                                                                                                                      | Tsu  | pci_clk rising                           | 5  | —  | 5  | —  | 5  | —  | ns |  |
| pci_ad[31:0], pci_cbe_n[3:0],<br>pci_par, pci_frame_n, pci_trdy_n,<br>pci_irdy_n, pci_stop_n, pci_perr_n,<br>pci_serr_n, pci_devsel_n,<br>pci_lock_n <sup>4</sup> | Thld | pci_clk rising                           | 0  | —  | 0  | —  | 0  | —  | ns |  |
| pci_idsel, pci_req_n[2],<br>pci_req_n[1], pci_req_n[0],<br>pci_gnt_n[0], pci_inta_n                                                                               | Thld | pci_clk rising                           | 0  | —  | 0  | —  | 0  | —  | ns |  |
| pci_eeprom_mdi                                                                                                                                                    | Tsu  | pci_clk rising,<br>pci_eeprom_sk falling | 15 | —  | 12 | —  | 10 | —  | ns |  |
| pci_eeprom_mdi                                                                                                                                                    | Thld | pci_clk rising,<br>pci_eeprom_sk falling | 15 | —  | 12 | —  | 10 | —  | ns |  |
| pci_eeprom_mdo, pci-eeprom_cs                                                                                                                                     | Tdo  | pci_clk rising,<br>pci_eeprom_sk falling | —  | 15 | —  | 12 | —  | 10 | ns |  |
| pci_eeprom_sk                                                                                                                                                     | Tdo  | pci_clk rising                           | —  | 15 | —  | 12 | —  | 10 | ns |  |

Table 6 AC Timing Characteristics - RC32333 (Part 2 of 4)

| Signal                                                                                                                                | Symbol | Reference Edge | RC32333 <sup>1</sup><br>100MHz |     | RC32333 <sup>1</sup><br>133MHz |     | RC32333 <sup>1</sup><br>150MHz |     | Units | User Manual<br>Timing<br>Diagram<br>Reference |
|---------------------------------------------------------------------------------------------------------------------------------------|--------|----------------|--------------------------------|-----|--------------------------------|-----|--------------------------------|-----|-------|-----------------------------------------------|
|                                                                                                                                       |        |                | Min                            | Max | Min                            | Max | Min                            | Max |       |                                               |
| pci_ad[31:0], pci_cbe_n[3:0],<br>pci_par, pci_frame_n, pci_trdy_n,<br>pci_irdy_n, pci_stop_n, pci_perr_n,<br>pci_serr_n, pci_devsel_n | Tdo    | pci_clk rising | 2                              | 7.5 | 2                              | 7.5 | 2                              | 7.5 | ns    |                                               |
| pci_req_n[0], pci_gnt_[2],<br>pci_gnt_n[1], pci_gnt_n[0],<br>pci_inta_n                                                               | Tdo    | pci_clk rising | 2                              | 7.5 | 2                              | 7.5 | 2                              | 7.5 | ns    |                                               |

**SDRAM Controller**

|                                                                                                                                                 |       |                      |     |    |     |    |     |    |    |                                         |
|-------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------------|-----|----|-----|----|-----|----|----|-----------------------------------------|
| sdram_245_dt_r_n                                                                                                                                | Tdo8  | cpu_masterclk rising | —   | 15 | —   | 12 | —   | 10 | ns | Chapter 11,<br>Figures 11.4 and<br>11.5 |
| sdram_ras_n, sdram_cas_n,<br>sdram_we_n, sdram_cs_n[3:0],<br>sdram_s_n[1:0],<br>sdram_bemask_n[3:0], sdram_cke                                  | Tdo9  | cpu_masterclk rising | —   | 12 | —   | 9  | —   | 8  | ns |                                         |
| sdram_addr_12                                                                                                                                   | Tdo10 | cpu_masterclk rising | —   | 12 | —   | 9  | —   | 8  | ns |                                         |
| sdram_245_oe_n                                                                                                                                  | Tdo11 | cpu_masterclk rising | —   | 12 | —   | 9  | —   | 8  | ns |                                         |
| sdram_245_dt_r_n                                                                                                                                | Tdoh4 | cpu_masterclk rising | 1   | —  | 1   | —  | 1   | —  | ns |                                         |
| sdram_ras_n, sdram_cas_n,<br>sdram_we_n, sdram_cs_n[3:0],<br>sdram_s_n[1:0],<br>sdram_bemask_n[3:0] sdram_cke,<br>sdram_addr_12, sdram_245_oe_n | Tdoh4 | cpu_masterclk rising | 2.5 | —  | 2.5 | —  | 2.5 | —  | ns |                                         |

**DMA**

|                               |       |                      |   |   |   |   |   |   |    |                            |
|-------------------------------|-------|----------------------|---|---|---|---|---|---|----|----------------------------|
| dma_ready_n[0], dma_done_n[0] | Tsu7  | cpu_masterclk rising | 9 | — | 7 | — | 6 | — | ns | Chapter 13,<br>Figure 13.4 |
| dma_ready_n[0], dma_done_n[0] | Thld9 | cpu_masterclk rising | 1 | — | 1 | — | 1 | — | ns |                            |

**Interrupt Handling**

|                           |        |                      |   |   |   |   |   |   |    |                             |
|---------------------------|--------|----------------------|---|---|---|---|---|---|----|-----------------------------|
| cpu_int_n[1:0], cpu_nmi_n | Tsu9   | cpu_masterclk rising | 9 | — | 7 | — | 6 | — | ns | Chapter 14,<br>Figure 14.12 |
| cpu_int_n[1:0], cpu_nmi_n | Thld13 | cpu_masterclk rising | 1 | — | 1 | — | 1 | — | ns |                             |

**PIO**

|                    |       |                      |   |    |   |    |   |    |    |                                          |
|--------------------|-------|----------------------|---|----|---|----|---|----|----|------------------------------------------|
| PIO[7:0]           | Tsu7  | cpu_masterclk rising | 9 | —  | 7 | —  | 6 | —  | ns | Chapter 15,<br>Figures 15.9 and<br>15.10 |
| PIO[7:0]           | Thld9 | cpu_masterclk rising | 1 | —  | 1 | —  | 1 | —  | ns |                                          |
| PIO[7:6], PIO[4:0] | Tdo16 | cpu_masterclk rising | — | 15 | — | 12 | — | 10 | ns |                                          |
| PIO[5]             | Tdo19 | cpu_masterclk rising | — | 15 | — | 12 | — | 10 | ns |                                          |
| PIO[7:6], PIO[4:0] | Tdoh7 | cpu_masterclk rising | 1 | —  | 1 | —  | 1 | —  | ns |                                          |
| PIO[5]             | Tdoh7 | cpu_masterclk rising | 1 | —  | 1 | —  | 1 | —  | ns |                                          |

**UARTs**

|                        |       |                      |    |    |    |    |    |    |    |                             |
|------------------------|-------|----------------------|----|----|----|----|----|----|----|-----------------------------|
| uart_rx[0], uart_tx[0] | Tsu7  | cpu_masterclk rising | 15 | —  | 12 | —  | 10 | —  | ns | Chapter 17,<br>Figure 17.16 |
| uart_rx[0], uart_tx[0] | Thld9 | cpu_masterclk rising | 15 | —  | 12 | —  | 10 | —  | ns |                             |
| uart_rx[0], uart_tx[0] | Tdo16 | cpu_masterclk rising | —  | 15 | —  | 12 | —  | 10 | ns |                             |
| uart_rx[0], uart_tx[0] | Tdoh8 | cpu_masterclk rising | 1  | —  | 1  | —  | 1  | —  | ns |                             |


Table 6 AC Timing Characteristics - RC32333 (Part 3 of 4)

| Signal                                                                                       | Symbol                                 | Reference Edge         | RC32333 <sup>1</sup><br>100MHz |     | RC32333 <sup>1</sup><br>133MHz |     | RC32333 <sup>1</sup><br>150MHz |     | Units | User Manual<br>Timing<br>Diagram<br>Reference              |
|----------------------------------------------------------------------------------------------|----------------------------------------|------------------------|--------------------------------|-----|--------------------------------|-----|--------------------------------|-----|-------|------------------------------------------------------------|
|                                                                                              |                                        |                        | Min                            | Max | Min                            | Max | Min                            | Max |       |                                                            |
| Reset                                                                                        |                                        |                        |                                |     |                                |     |                                |     |       |                                                            |
| mem_addr[19:17]                                                                              | Tsu10                                  | cpu_coldreset_n rising | 10                             | —   | 10                             | —   | 10                             | —   | ms    | Chapter 19,<br>Figures 19.8 and<br>19.9                    |
| mem_addr[19:17]                                                                              | Thld10                                 | cpu_coldreset_n rising | 1                              | —   | 1                              | —   | 1                              | —   | ns    |                                                            |
| mem_addr[22:20]                                                                              | Tsu22                                  | cpu_masterclk rising   | 9                              | —   | 7                              | —   | 6                              | —   | ns    |                                                            |
| mem_addr[22:20]                                                                              | Thld22                                 | cpu_masterclk rising   | 1                              | —   | 1                              | —   | 1                              | —   | ns    |                                                            |
| Debug Interface                                                                              |                                        |                        |                                |     |                                |     |                                |     |       |                                                            |
| debug_cpu_dma_n,<br>debug_cpu_ack_n,<br>debug_cpu_ads_n,<br>debug_cpu_i_d_n, ejtag_pcst[2:0] | Tsu20                                  | cpu_coldreset_n rising | 10                             | —   | 10                             | —   | 10                             | —   | ms    | Chapter 19,<br>Figure 19.9 and<br>Chapter 9,<br>Figure 9.2 |
| debug_cpu_dma_n,<br>debug_cpu_ack_n,<br>debug_cpu_ads_n,<br>debug_cpu_i_d_n, ejtag_pcst[2:0] | Thld20                                 | cpu_coldreset_n rising | 1                              | —   | 1                              | —   | 1                              | —   | ns    |                                                            |
| debug_cpu_dma_n,<br>debug_cpu_ack_n,<br>debug_cpu_ads_n,<br>debug_cpu_i_d_n                  | Tdo20                                  | cpu_masterclk rising   | —                              | 15  | —                              | 12  | —                              | 10  | ns    |                                                            |
| debug_cpu_dma_n,<br>debug_cpu_ack_n,<br>debug_cpu_ads_n,<br>debug_cpu_i_d_n                  | Tdoh20                                 | cpu_masterclk rising   | 1                              | —   | 1                              | —   | 1                              | —   | ns    |                                                            |
| JTAG Interface                                                                               |                                        |                        |                                |     |                                |     |                                |     |       |                                                            |
| jtag_tms, jtag_tdi, jtag_trst_n                                                              | t <sub>5</sub>                         | jtag_tck rising        | 10                             | —   | 10                             | —   | 10                             | —   | ns    | See Figure 4<br>below.                                     |
| jtag_tms, jtag_tdi, jtag_trst_n                                                              | t <sub>6</sub>                         | jtag_tck rising        | 10                             | —   | 10                             | —   | 10                             | —   | ns    |                                                            |
| jtag_tdo                                                                                     | t <sub>4</sub>                         | jtag_tck falling       | —                              | 10  | —                              | 10  | —                              | 10  | ns    |                                                            |
| EJTAG Interface                                                                              |                                        |                        |                                |     |                                |     |                                |     |       |                                                            |
| ejtag_tms                                                                                    | t <sub>5</sub>                         | jtag_tclk rising       | 4                              | —   | 4                              | —   | 4                              | —   | ns    | See Figure 4<br>below.                                     |
| ejtag_tms                                                                                    | t <sub>6</sub>                         | jtag_clk rising        | 2                              | —   | 2                              | —   | 2                              | —   | ns    |                                                            |
| jtag_tdo Output Delay Time                                                                   | t <sub>TDODO</sub> , t <sub>4</sub>    | jtag_tck falling       | —                              | 6   | —                              | 6   | —                              | 6   | ns    |                                                            |
| jtag_tdi Input Setup Time                                                                    | t <sub>TDIS</sub> , t <sub>5</sub>     | jtag_tck rising        | 4                              | —   | 4                              | —   | 4                              | —   | ns    |                                                            |
| jtag_tdi Input Hold Time                                                                     | t <sub>TDIH</sub> , t <sub>6</sub>     | jtag_tck rising        | 2                              | —   | 2                              | —   | 2                              | —   | ns    |                                                            |
| jtag_trst_n Low Time                                                                         | t <sub>TRSTLow</sub> , t <sub>12</sub> | —                      | 100                            | —   | 100                            | —   | 100                            | —   | ns    |                                                            |
| jtag_trst_n Removal Time                                                                     | t <sub>TRSTR</sub> , t <sub>13</sub>   | jtag_tck rising        | 3                              | —   | 3                              | —   | 3                              | —   | ns    |                                                            |
| ejtag_tpc Output Delay Time                                                                  | t <sub>TPCDO</sub> , t <sub>8</sub>    | ejtag_dclk rising      | -1                             | 3   | -1                             | 3   | -1                             | 3   | ns    |                                                            |
| ejtag_pcst Output Delay Time                                                                 | t <sub>PCSTDO</sub> , t <sub>7</sub>   | ejtag_dclk rising      | -1                             | 3   | -1                             | 3   | -1                             | 3   | ns    |                                                            |

Table 6 AC Timing Characteristics - RC32333 (Part 4 of 4)

<sup>1</sup>. At all pipeline frequencies.<sup>2</sup>. Guaranteed by design.<sup>3</sup>. This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2 at 33MHz.<sup>4</sup>. pci\_rst\_n is tested per PCI 2.2 as an asynchronous signal.

## Output Loading for AC Testing



| Signal                 | C <sub>ld</sub> |
|------------------------|-----------------|
| All High Drive Signals | 50 pF           |
| All Low Drive Signals  | 25 pF           |

Figure 5 Output Loading for AC Testing

Note: PCI pins have been correlated to PCI 2.2.

## Recommended Operation Temperature and Supply Voltage

### 3.3V Device

| Grade      | Ambient Temperature    | Gnd | V <sub>ccIO</sub> | V <sub>ccCore</sub> | V <sub>ccP</sub> |
|------------|------------------------|-----|-------------------|---------------------|------------------|
| Commercial | 0°C to +70°C Ambient   | 0V  | 3.3V±5%           | 3.3V±5%             | 3.3V±5%          |
| Industrial | -40°C to +85°C Ambient | 0V  | 3.3V±5%           | 3.3V±5%             | 3.3V±5%          |

Table 7 Temperature and Voltage — 3.3V Device

### 2.5V Device

| Grade      | Ambient Temperature    | Gnd | V <sub>ccIO</sub> | V <sub>ccCore</sub> | V <sub>ccP</sub> |
|------------|------------------------|-----|-------------------|---------------------|------------------|
| Commercial | 0°C to +70°C Ambient   | 0V  | 3.3V±5%           | 2.5V±5%             | 2.5V±5%          |
| Industrial | -40°C to +85°C Ambient | 0V  | 3.3V±5%           | 2.5V±5%             | 2.5V±5%          |

Table 8 Temperature and Voltage — 2.5V Device

## DC Electrical Characteristics — RC32333

Ta Commercial = 0°C to +70°C; Ta Industrial = -40°C to +85°C

3.3V version:  $V_{CC}$  Core = +3.3V±5%;  $V_{CC}$  I/O = +3.3V±5%

2.5V version:  $V_{CC}$  Core = +2.5V±5%;  $V_{CC}$  I/O = +3.3V±5%

|                        | Parameter    | RC32333 <sup>1</sup> |         | Pin Numbers                                                                                                                                          | Conditions           |
|------------------------|--------------|----------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|
|                        |              | Minimum              | Maximum |                                                                                                                                                      |                      |
| Input Pads             | $V_{IL}$     | —                    | 0.8V    | 52, 64, 95, 161, 162, 165, 167-170, 191                                                                                                              | —                    |
|                        | $V_{IH}$     | 2.0V                 | —       |                                                                                                                                                      | —                    |
| LOW Drive Output-Pads  | $V_{OL}$     | —                    | 0.4V    | 41-45, 48, 171, 172, 175, 176, 177-180, 185-190, 195-200, 207, 208                                                                                   | $ I_{OUT}  = 6mA$    |
|                        | $V_{OH}$     | $V_{CC} - 0.4V$      | —       |                                                                                                                                                      | $ I_{OUT}  = 8mA$    |
|                        | $V_{IL}$     | —                    | 0.8V    |                                                                                                                                                      | —                    |
|                        | $V_{IH}$     | 2.0V                 | —       |                                                                                                                                                      | —                    |
| HIGH Drive Output Pads | $V_{OL}$     | —                    | 0.4V    | 1- 5, 8, 13-15, 18-25, 28-35, 38-40, 49-51, 53- 57, 60, 61, 63, 65-67, 70-76, 79, 80, 83-87, 90-94, 153, 154, 156, 159, 166, 194, 201, 204, 205, 206 | $ I_{OUT}  = 7mA$    |
|                        | $V_{OH}$     | $V_{CC} - 0.4V$      | —       |                                                                                                                                                      | $ I_{OUT}  = 16mA$   |
|                        | $V_{IL}$     | —                    | 0.8V    |                                                                                                                                                      | —                    |
|                        | $V_{IH}$     | 2.0V                 | —       |                                                                                                                                                      | —                    |
| PCI Drive Input Pads   | $V_{IL}$     | —                    | —       | 123, 155, 157, 158, 160                                                                                                                              | Per PCI 2.2          |
|                        | $V_{IH}$     | —                    | —       |                                                                                                                                                      |                      |
| PCI Drive Output pads  | $V_{OL}$     | —                    | —       | 96, 97, 100-109, 112-119, 122, 124-129, 132-139, 142-149, 152                                                                                        | Per PCI 2.2          |
|                        | $V_{OH}$     | —                    | —       |                                                                                                                                                      |                      |
|                        | $V_{IL}$     | —                    | —       |                                                                                                                                                      |                      |
|                        | $V_{IH}$     | —                    | —       |                                                                                                                                                      |                      |
| All Pads               | $C_{IN}$     | —                    | 10pF    | All input pads except 155 and 156                                                                                                                    | —                    |
|                        | $C_{IN}^2$   | 5pf                  | 12pF    | 155                                                                                                                                                  | Per PCI 2.2          |
|                        | $C_{IN}^3$   |                      | 8pF     | 156                                                                                                                                                  | Per PCI 2.2          |
|                        | $C_{OUT}$    | —                    | 10pF    | All output pads                                                                                                                                      | —                    |
|                        | $I/O_{LEAK}$ | —                    | 10μA    | All non-internal pull-up pins                                                                                                                        | Input/Output Leakage |
|                        | $I/O_{LEAK}$ | —                    | 50μA    | All internal pull-up pins                                                                                                                            | Input/Output Leakage |

Table 9 DC Electrical Characteristics - RC32333

<sup>1</sup>. At all pipeline frequencies.

<sup>2</sup>. Applies only to pad 155.

<sup>3</sup>. Applies only to pad 156.

## Capacitive Load Deration — RC32333

Refer to the IDT document [79RC32333 IBIS Model](#) which can be found on the company's web site at [www.idt.com](http://www.idt.com).

## Power Consumption

### 3.3V Device

**Note:** This table is based on a 2:1 pipeline-to-bus clock ratio.

| Parameter         |                           | 100MHz  |      | 133MHz  |      | 150MHz  |      | Unit | Conditions                                                                                                                                                                                                                                                                                        |
|-------------------|---------------------------|---------|------|---------|------|---------|------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                   |                           | Typical | Max. | Typical | Max. | Typical | Max. |      |                                                                                                                                                                                                                                                                                                   |
| I <sub>CC</sub>   | Normal mode               | 360     | 480  | 480     | 630  | 550     | 700  | mA   | C <sub>L</sub> = (See Figure 5, Output Loading for AC Testing)<br>T <sub>a</sub> = 25°C<br>V <sub>CC</sub> Core = 3.46V (for max. values)<br>V <sub>CC</sub> I/O = 3.46V (for max. values)<br>V <sub>CC</sub> Core = 3.3V (for typical values)<br>V <sub>CC</sub> I/O = 3.3V (for typical values) |
|                   | Standby mode <sup>1</sup> | 250     | 370  | 330     | 480  | 390     | 540  | mA   |                                                                                                                                                                                                                                                                                                   |
| Power Dissipation | Normal mode               | 1.2     | 1.7  | 1.5     | 2.2  | 1.7     | 2.4  | W    |                                                                                                                                                                                                                                                                                                   |
|                   | Standby mode <sup>1</sup> | 0.83    | 1.3  | 1.1     | 1.7  | 1.3     | 1.9  | W    |                                                                                                                                                                                                                                                                                                   |

**Table 10 Power Consumption — 3.3V Device**

<sup>1</sup> RISCore 32300 CPU core enters Standby mode by executing WAIT instructions. On-chip logic outside the CPU core continues to function.

### 2.5V Device

**Note:** This table is based on a 2:1 pipeline-to-bus clock ratio.

| Parameter            |                           | 100MHz  |      | 133MHz  |      | 150MHz  |      | Unit | Conditions                                                                                                                                                                                                                                                                                         |
|----------------------|---------------------------|---------|------|---------|------|---------|------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                      |                           | Typical | Max. | Typical | Max. | Typical | Max. |      |                                                                                                                                                                                                                                                                                                    |
| I <sub>CC</sub> I/O  | Normal mode               | 24      | 81   | 32      | 93   | 35      | 104  | mA   | C <sub>L</sub> = (See Figure 5, Output Loading for AC Testing)<br>T <sub>a</sub> = 25°C<br>V <sub>CC</sub> Core = 2.625V (for max. values)<br>V <sub>CC</sub> I/O = 3.46V (for max. values)<br>V <sub>CC</sub> Core = 2.5V (for typical values)<br>V <sub>CC</sub> I/O = 3.3V (for typical values) |
|                      | Standby mode <sup>1</sup> | 2       | 81   | 2       | 93   | 2       | 104  | mA   |                                                                                                                                                                                                                                                                                                    |
| I <sub>CC</sub> core | Normal mode               | 232     | 301  | 298     | 392  | 333     | 438  | mA   |                                                                                                                                                                                                                                                                                                    |
|                      | Standby mode <sup>1</sup> | 120     | 269  | 151     | 319  | 168     | 345  | mA   |                                                                                                                                                                                                                                                                                                    |
| Power Dissipation    | Normal mode               | 0.66    | 1.07 | 0.85    | 1.35 | 0.95    | 1.51 | W    |                                                                                                                                                                                                                                                                                                    |
|                      | Standby mode <sup>1</sup> | 0.31    | 0.94 | 0.38    | 1.10 | 0.43    | 1.21 | W    |                                                                                                                                                                                                                                                                                                    |

**Table 11 Power Consumption — 2.5V Device**

<sup>1</sup> RISCore 32300 CPU core enters Standby mode by executing WAIT instructions. On-chip logic outside the CPU core continues to function.

## Power Ramp-up

### 3.3V Device

There is no special requirement for how fast V<sub>CC</sub> I/O ramps up to 3.3V. However, all timing references are based on a stable V<sub>CC</sub> I/O.

### 2.5V Device

The 2.5V core supply (and 2.5V V<sub>CC</sub>P supply) can be fully powered without the 3.3V I/O supply. However, the 3.3V I/O supply cannot exceed the 2.5V core supply by more than 1 volt during power up. A sustained large power difference could potentially damage the part. Inputs should not be driven until the part is fully powered. Specifically, the input high voltages should not be applied until the 3.3V I/O supply is powered.

There is no special requirement for how fast V<sub>CC</sub> I/O ramps up to 3.3V. However, all timing references are based on a stable V<sub>CC</sub> I/O.

## Power Curves

The following four graphs contain the simulated power curves that show power consumption at various bus frequencies. Figures 6 and 7 apply to the 3.3V device, while Figures 8 and 9 apply to the 2.5V device.




Figure 6 Typical Power Usage — RC32V333 Device




Figure 7 Maximum Power Usage — RC32V333 Device

| Pin | Function             | Alt | Pin | Function             | Alt | Pin | Function             | Alt | Pin | Function             | Alt |
|-----|----------------------|-----|-----|----------------------|-----|-----|----------------------|-----|-----|----------------------|-----|
| 19  | mem_addr[6]          | 1   | 71  | mem_data[29]         |     | 123 | pci_lock_n           |     | 175 | ejtag_pcst[2]        | 1   |
| 20  | mem_addr[7]          | 1   | 72  | mem_data[2]          |     | 124 | pci_stop_n           |     | 176 | ejtag_dclk           |     |
| 21  | mem_addr[8]          | 1   | 73  | mem_data[28]         |     | 125 | pci_devsel_n         |     | 177 | debug_cpu_i_d_n      | 1   |
| 22  | mem_addr[9]          | 1   | 74  | mem_data[3]          |     | 126 | pci_trdy_n           |     | 178 | debug_cpu_ads_n      | 1   |
| 23  | mem_addr[10]         | 1   | 75  | mem_data[27]         |     | 127 | pci_irdy_n           |     | 179 | debug_cpu_ack_n      | 1   |
| 24  | mem_addr[11]         | 1   | 76  | mem_data[4]          |     | 128 | pci_frame_n          |     | 180 | debug_cpu_dma_n      | 1   |
| 25  | output_clk           |     | 77  | V <sub>cc</sub> p    |     | 129 | pci_cbe_n[2]         |     | 181 | V <sub>cc</sub> I/O  |     |
| 26  | V <sub>ss</sub>      |     | 78  | V <sub>ss</sub> p    |     | 130 | V <sub>ss</sub>      |     | 182 | V <sub>ss</sub>      |     |
| 27  | V <sub>cc</sub> core |     | 79  | mem_data[26]         |     | 131 | V <sub>cc</sub> core |     | 183 | V <sub>cc</sub> core |     |
| 28  | mem_addr_12          |     | 80  | mem_data[5]          |     | 132 | pci_ad[16]           |     | 184 | V <sub>cc</sub> I/O  |     |
| 29  | sdram_addr_12        |     | 81  | V <sub>ss</sub>      |     | 133 | pci_ad[17]           |     | 185 | spi_ss_n             | 1   |
| 30  | sdram_cke            |     | 82  | V <sub>cc</sub> core |     | 134 | pci_ad[18]           |     | 186 | spi_sck              | 2   |
| 31  | sdram_cs_n[2]        |     | 83  | cpu_dt_r_n           | 2   | 135 | pci_ad[19]           |     | 187 | spi_miso             | 2   |
| 32  | sdram_cs_n[3]        |     | 84  | mem_data[25]         |     | 136 | pci_ad[20]           |     | 188 | spi_mosi             | 2   |
| 33  | sdram_bemask_n[2]    |     | 85  | mem_data[6]          |     | 137 | pci_ad[21]           |     | 189 | dma_ready_n[0]       | 2   |
| 34  | sdram_bemask_n[3]    |     | 86  | mem_data[24]         |     | 138 | pci_ad[22]           |     | 190 | mem_245_oe_n         |     |
| 35  | mem_addr[13]         |     | 87  | mem_data[7]          |     | 139 | pci_ad[23]           |     | 191 | mem_wait_n           | 2   |
| 36  | V <sub>ss</sub>      |     | 88  | V <sub>ss</sub>      |     | 140 | V <sub>ss</sub>      |     | 192 | V <sub>ss</sub>      |     |
| 37  | V <sub>cc</sub> I/O  |     | 89  | V <sub>cc</sub> I/O  |     | 141 | V <sub>cc</sub> I/O  |     | 193 | V <sub>cc</sub> I/O  |     |
| 38  | mem_addr[14]         |     | 90  | mem_data[23]         |     | 142 | pci_cbe_n[3]         |     | 194 | mem_oe_n             |     |
| 39  | mem_addr[15]         | 1   | 91  | mem_data[8]          |     | 143 | pci_ad[24]           |     | 195 | mem_cs_n[0]          |     |
| 40  | mem_addr[16]         | 1   | 92  | mem_data[22]         |     | 144 | pci_ad[25]           |     | 196 | mem_cs_n[1]          |     |
| 41  | mem_addr[17]         | 1   | 93  | mem_data[9]          |     | 145 | pci_ad[26]           |     | 197 | mem_cs_n[2]          |     |
| 42  | mem_addr[18]         | 1   | 94  | mem_data[21]         |     | 146 | pci_ad[27]           |     | 198 | mem_cs_n[3]          |     |
| 43  | mem_addr[19]         | 1   | 95  | cpu_nmi_n            |     | 147 | pci_ad[28]           |     | 199 | mem_cs_n[4]          |     |
| 44  | mem_addr[20]         | 1   | 96  | pci_ad[0]            |     | 148 | pci_ad[29]           |     | 200 | mem_cs_n[5]          |     |
| 45  | mem_addr[21]         | 1   | 97  | pci_ad[1]            |     | 149 | pci_ad[30]           |     | 201 | mem_we_n[0]          |     |
| 46  | V <sub>ss</sub>      |     | 98  | V <sub>ss</sub>      |     | 150 | V <sub>ss</sub>      |     | 202 | V <sub>ss</sub>      |     |
| 47  | V <sub>cc</sub> I/O  |     | 99  | V <sub>cc</sub> I/O  |     | 151 | V <sub>cc</sub> I/O  |     | 203 | V <sub>cc</sub> I/O  |     |
| 48  | mem_addr[22]         | 1   | 100 | pci_ad[2]            |     | 152 | pci_ad[31]           |     | 204 | mem_we_n[1]          |     |
| 49  | mem_data[10]         |     | 101 | pci_ad[3]            |     | 153 | pci_req_n[0]         |     | 205 | mem_we_n[2]          |     |
| 50  | mem_data[11]         |     | 102 | pci_ad[4]            |     | 154 | pci_gnt_n[0]         |     | 206 | mem_we_n[3]          |     |
| 51  | mem_data[20]         |     | 103 | pci_ad[5]            |     | 155 | pci_clk              |     | 207 | uart_tx[0]           | 1   |
| 52  | cpu_coldreset_n      |     | 104 | pci_ad[6]            |     | 156 | pci_gnt_n[1]         | 2   | 208 | uart_rx[0]           | 1   |

Table 13 RC32333 208-pin QFP Package Pin-Out (Part 2 of 2)

**RC32333 Alternate Signal Functions**

| Pin | Alt #1         | Alt #2 | Pin | Alt #1                     | Alt #2           | Pin | Alt #1       | Alt #2          |
|-----|----------------|--------|-----|----------------------------|------------------|-----|--------------|-----------------|
| 13  | sdram_addr[2]  |        | 40  | sdram_addr[16]             |                  | 175 | modebit[2]   |                 |
| 14  | sdram_addr[3]  |        | 41  | modebit[7]                 |                  | 177 | modebit[3]   |                 |
| 15  | sdram_addr[4]  |        | 42  | modebit[8]                 |                  | 178 | modebit[5]   |                 |
| 18  | sdram_addr[5]  |        | 43  | modebit[9]                 |                  | 179 | modebit[4]   |                 |
| 19  | sdram_addr[6]  |        | 44  | reset_pci_host_mode        |                  | 180 | modebit[6]   |                 |
| 20  | sdram_addr[7]  |        | 45  | reset_boot_mode[0]         |                  | 185 | PIO[4]       |                 |
| 21  | sdram_addr[8]  |        | 48  | reset_boot_mode[1]         |                  | 186 | PIO[5]       | pci_eeeprom_sk  |
| 22  | sdram_addr[9]  |        | 83  | mem_245_dt_r_n             | sdram_245_dt_r_n | 187 | PIO[3]       | pci_eeeprom_mdi |
| 23  | sdram_addr[10] |        | 156 | pci_eeeprom_cs (satellite) | PIO[7]           | 188 | PIO[6]       | pci_eeeprom_mdo |
| 24  | sdram_addr[11] |        | 158 | pci_idsel (satellite)      |                  | 189 | PIO[0]       | dma_done_n[0]   |
| 35  | sdram_addr[13] |        | 159 | pci_inta_n (satellite)     |                  | 191 | sdram_wait_n | mem_wait_n      |
| 38  | sdram_addr[14] |        | 171 | modebit[0]                 |                  | 207 | PIO[1]       |                 |
| 39  | sdram_addr[15] |        | 172 | modebit[1]                 |                  | 208 | PIO[2]       |                 |

**Table 14 RC32333 Alternate Signal Functions**



## Ordering Information

| 79RCXX       | V                            | DDD         | SSS                        | PP      |                                                         |
|--------------|------------------------------|-------------|----------------------------|---------|---------------------------------------------------------|
| Product Type | Operating Voltage            | Device Type | CPU Frequency              | Package | Temp range/ Process                                     |
|              |                              |             |                            |         |                                                         |
|              |                              |             |                            |         | Blank = Commercial Temperature (0° C to +70° C Ambient) |
|              |                              |             |                            |         | I = Industrial Temperature (-40° C to +85° C Ambient)   |
|              |                              |             |                            |         | DH = 208-pin PQFP                                       |
|              |                              | 333         | 100MHz<br>133MHz<br>150MHz |         |                                                         |
|              | V = 3.3V ±5%<br>T = 2.5V ±5% |             |                            |         |                                                         |

79RC32 = 32-bit family product

## Valid Combinations

### 3.3V Device

|                                     |            |
|-------------------------------------|------------|
| 79RC32V333 - 100DH, 133DH, 150DH    | Commercial |
| 79RC32V333 - 100DHI, 133DHI, 150DHI | Industrial |

### 2.5V Device

|                                     |            |
|-------------------------------------|------------|
| 79RC32T333 - 100DH, 133DH, 150DH    | Commercial |
| 79RC32T333 - 100DHI, 133DHI, 150DHI | Industrial |



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or 408-284-8200  
fax: 408-284-2775  
www.idt.com

**for Tech Support:**  
email: rischelp@idt.com  
phone: 408-284-8208