Welcome to [E-XFL.COM](#)**Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

**Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

**Details**

Product Status	Obsolete
Core Processor	MIPS-II
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	133MHz
Co-Processors/DSP	-
RAM Controllers	SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	2.5V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/idt79rc32t333-133dhi">https://www.e-xfl.com/product-detail/renesas-electronics-america/idt79rc32t333-133dhi</a>

- ◆ 2KB of 2-way set associative data cache, capable of write-back and write-through operation.
- ◆ Cache locking per line to speed real-time systems and critical system functions
- ◆ On-chip TLB to enable multi-tasking in modern operating systems
- ◆ EJTAG interface to enable sophisticated low-cost in-circuit emulation.

## Synchronous-DRAM Interface

The RC32333 integrates a SDRAM controller which provides direct control of system SyncDRAM running at speeds to 75MHz.

Key capabilities of the SDRAM controller include:

- ◆ Direct control of 4 banks of SDRAM (up to 2 64-bit wide DIMMs)
- ◆ On-chip page comparators optimize access latency.
- ◆ Speeds to 75MHz
- ◆ Programmable address map.
- ◆ Supports 16, 64, 128, 256, or 512Mb SDRAM devices
- ◆ Automatic refresh generation driven by on-chip timer
- ◆ Support for discrete devices, SODIMM, or DIMM modules.

Thus, systems can take advantage of the full range of commodity memory that is available, enabling system optimization for cost, real-estate, or other attributes.

## Local Memory and I/O Controller

The local memory and I/O controller implements direct control of external memory devices, including the boot ROM as well as other memory areas, and also implements direct control of external peripherals.

The local memory controller is highly flexible, allowing a wide range of devices to be directly controlled by the RC32333 processor. For example, a system can be built using an 8-bit boot ROM, 16-bit FLASH cards (possibly on PCMCIA), a 32-bit SRAM or dual-port memory, and a variety of low-cost peripherals.

Key capabilities include:

- ◆ Direct control of EPROM, FLASH, RAM, and dual-port memories
- ◆ 6 chip-select outputs, supporting up to 8MB per memory space
- ◆ Supports mixture of 8-, 16-, and 32-bit wide memory regions
- ◆ Flexible timing protocols allow direct control of a wide variety of devices
- ◆ Programmable address map for 2 chip selects
- ◆ Automatic wait state generation.

## PCI Bus Bridge

In order to leverage the wide availability of low-cost peripherals for the PC market as well as to simplify the design of add-in functions, the RC32333 integrates a full 32-bit PCI bus bridge. Key attributes of this bridge include:

- ◆ 50 MHz operation
- ◆ PCI revision 2.2 compliant
- ◆ Programmable address mappings between CPU/Local memory and PCI memory and I/O
- ◆ On-chip PCI arbiter
- ◆ Extensive buffering allows PCI to operate concurrently with local memory transfers
- ◆ Selectable byte-ordering swapper.

## On-Chip DMA Controller

To minimize CPU exception handling and maximize the efficiency of system bandwidth, the RC32333 integrates a very sophisticated 4-channel DMA controller on chip.

The RC32333 DMA controller is capable of:

- ◆ Chaining and scatter/gather support through the use of a flexible, linked list of DMA transaction descriptors
- ◆ Capable of memory->memory, memory->I/O, and PCI->memory DMA
- ◆ Unaligned transfer support
- ◆ Byte, halfword, word, quadword DMA support.

## On-Chip Peripherals

The RC32333 also integrates peripherals that are common to a wide variety of embedded systems.

- ◆ Single 16550 compatible UART.
- ◆ SPI master mode interface for direct interface to EEPROM, A/D, etc.
- ◆ Interrupt Controller to speed interrupt decode and management
- ◆ Four 32-bit on-chip Timer/Counters
- ◆ Programmable I/O module

## Debug Support

To facilitate rapid time to market, the RC32333 provides extensive support for system debug.

First and foremost, this product integrates an EJTAG in-circuit emulation module, allowing a low-cost emulator to interoperate with programs executing on the controller. By using an augmented JTAG interface, the RC32333 is able to reuse the same low-cost emulators developed around the RC32364 CPU.

## Pin Description Table

The following table lists the pins provided on the RC32333. Note that those pin names followed by “\_n” are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

Name	Type	Reset State Status	Drive Strength Capability	Description																														
<b>Local System Interface</b>																																		
mem_data[31:0]	I/O	Z	High	<b>Local system data bus</b> Primary data bus for memory. I/O and SDRAM.																														
mem_addr[22:2]	I/O	[22:10] Z [9:2] L	[22:17] Low [16:2] High	<p><b>Memory Address Bus</b> These signals provide the Memory or DRAM address, during a Memory or DRAM bus transaction. During each word data, the address increments either in linear or sub-block ordering, depending on the transaction type. The table below indicates how the memory write enable signals are used to address discreet memory port width types.</p> <table border="1"> <thead> <tr> <th>Port Width</th> <th>Pin Signals</th> <th>mem_we_n[3]</th> <th>mem_we_n[2]</th> <th>mem_we_n[1]</th> <th>mem_we_n[0]</th> </tr> </thead> <tbody> <tr> <td>DMA (32-bit)</td> <td>mem_we_n[3]</td> <td>mem_we_n[2]</td> <td>mem_we_n[1]</td> <td>mem_we_n[0]</td> <td></td> </tr> <tr> <td>32-bit</td> <td>mem_we_n[3]</td> <td>mem_we_n[2]</td> <td>mem_we_n[1]</td> <td>mem_we_n[0]</td> <td></td> </tr> <tr> <td>16-bit</td> <td>Byte High Write Enable</td> <td>mem_addr[1]</td> <td>Not Used (Driven Low)</td> <td>Byte Low Write Enable</td> <td></td> </tr> <tr> <td>8-bit</td> <td>Not Used (Driven High)</td> <td>mem_addr[1]</td> <td>mem_addr[0]</td> <td>Byte Write Enable</td> <td></td> </tr> </tbody> </table> <p>mem_addr[22] Alternate function: reset_boot_mode[1].      mem_addr[21] Alternate function: reset_boot_mode[0].      mem_addr[20] Alternate function: reset_pci_host_mode.      mem_addr[19] Alternate function: modebit [9].      mem_addr[18] Alternate function: modebit [8].      mem_addr[17] Alternate function: modebit [7].      mem_addr[16] Alternate function: sdram_addr[16].      mem_addr[15] Alternate function: sdram_addr[15].      mem_addr[14] Alternate function: sdram_addr[14].      mem_addr[13] Alternate function: sdram_addr[13].      mem_addr[11] Alternate function: sdram_addr[11].      mem_addr[10] Alternate function: sdram_addr[10].      mem_addr[9] Alternate function: sdram_addr[9].      mem_addr[8] Alternate function: sdram_addr[8].      mem_addr[7] Alternate function: sdram_addr[7].      mem_addr[6] Alternate function: sdram_addr[6].      mem_addr[5] Alternate function: sdram_addr[5].      mem_addr[4] Alternate function: sdram_addr[4].      mem_addr[3] Alternate function: sdram_addr[3].      mem_addr[2] Alternate function: sdram_addr[2].</p>	Port Width	Pin Signals	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]	DMA (32-bit)	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]		32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]		16-bit	Byte High Write Enable	mem_addr[1]	Not Used (Driven Low)	Byte Low Write Enable		8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable	
Port Width	Pin Signals	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]																													
DMA (32-bit)	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]																														
32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]																														
16-bit	Byte High Write Enable	mem_addr[1]	Not Used (Driven Low)	Byte Low Write Enable																														
8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable																														
mem_cs_n[5:0]	Output	H	Low	<b>Memory Chip Select Negated</b> Recommend an external pull-up. Signals that a Memory Bank is actively selected.																														
mem_oe_n	Output	H	High	<b>Memory Output Enable Negated</b> Recommend an external pull-up. Signals that a Memory Bank can output its data lines onto the cpu_ad bus.																														
mem_we_n[3:0]	Output	H	High	<b>Memory Write Enable Negated Bus</b> Signals which bytes are to be written during a memory transaction. Bits act as Byte Enable and mem_addr[1:0] signals for 8-bit or 16-bit wide addressing.																														

Table 1 Pin Descriptions (Part 1 of 6)

Name	Type	Reset State Status	Drive Strength Capability	Description
pci_req_n[2]	Input	Z	—	<b>PCI Bus Request #2 Negated</b> Requires an external pull-up. Host mode: pci_req_n[2] is an input indicating a request from an external device. Satellite mode: used as pci_idsel pin which selects this device during a configuration read or write. Alternate function: pci_idsel (satellite).
pci_req_n[1]	Input	Z	—	<b>PCI Bus Request #1 Negated</b> Requires external pull-up. Host mode: pci_req_n[1] is an input indicating a request from an external device. Alternate function: Unused (satellite).
pci_req_n[0]	I/O	Z	High	<b>PCI Bus Request #0 Negated</b> Requires an external pull-up for burst mode. Host mode: pci_req_n[0] is an input indicating a request from an external device. Satellite mode: pci_req_n[0] is an output indicating a request from this device.
pci_gnt_n[2]	Output	Z <sup>1</sup>	High	<b>PCI Bus Grant #2 Negated</b> Recommend an external pull-up. Host mode: pci_gnt_n[2] is an output indicating a grant to an external device. Satellite mode: pci_gnt_n[2] is used as the pci_inta_n output pin. External pull-up is required. Alternate function: pci_inta_n (satellite).
pci_gnt_n[1] / pci_eeprom_cs	I/O	X for 1 pci clock then H <sup>2</sup>	High	<b>PCI Bus Grant #1 Negated</b> Recommend external pull-up. Host mode: pci_gnt_n[1] is an output indicating a grant to an external device. Satellite mode: Used as pci_eeprom_cs output pin for Serial Chip Select for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: pci_eeprom_cs (satellite). 2nd Alternate function: PIO[7].
pci_gnt_n[0]	I/O	Z	High	<b>PCI Bus Grant #0 Negated</b> Host mode: pci_gnt_n[0] is an output indicating a grant to an external device. Recommend external pull-up. Satellite mode: pci_gnt_n[0] is an input indicating a grant to this device. Requires external pull-up.
pci_inta_n	Output Open-collec- tor	Z	PCI	<b>PCI Interrupt #A Negated</b> Uses pci_gnt_n[2]. See the PCI subsection.
pci_lock_n	Input		—	<b>PCI Lock Negated</b> Driven by the Bus Master to indicate that an exclusive operation is occurring.

<sup>1</sup> Z in host mode; L in satellite non-boot mode; Z in satellite boot mode.<sup>2</sup> H in host mode, L in satellite non-boot and boot modes. X = unknown.

#### SDRAM Control Interface

sdram_addr_12	Output	L	High	<b>SDRAM Address Bit 12 and Precharge All</b> SDRAM mode: Provides SDRAM address bit 12 (10 on the SDRAM chip) during row address and "pre-charge all" signal during refresh, read and write command.
sdram_ras_n	Output	H	High	<b>SDRAM RAS Negated</b> SDRAM mode: Provides SDRAM RAS control signal to all SDRAM banks.
sdram_cas_n	Output	H	High	<b>SDRAM CAS Negated</b> SDRAM mode: Provides SDRAM CAS control signal to all SDRAM banks.
sdram_we_n	Output	H	High	<b>SDRAM WE Negated</b> SDRAM mode: Provides SDRAM WE control signal to all SDRAM banks.
sdram_cke	Output	H	High	<b>SDRAM Clock Enable</b> SDRAM mode: Provides clock enable to all SDRAM banks.

Table 1 Pin Descriptions (Part 3 of 6)

Name	Type	Reset State Status	Drive Strength Capability	Description
sdram_cs_n[3:0]	Output	H	High	<b>SDRAM Chip Select Negated Bus</b> Recommend an external pull-up. SDRAM mode: Provides chip select to each SDRAM bank. SODIMM mode: Provides upper select byte enables [7:4].
sdram_s_n[1:0]	Output	H	High	<b>SDRAM SODIMM Select Negated Bus</b> SDRAM mode: Not used. SDRAM SODIMM mode: Upper and lower chip selects.
sdram_bemask_n[3:0]	Output	H	High	<b>SDRAM Byte Enable Mask Negated Bus (DQM)</b> SDRAM mode: Provides byte enables for each byte lane of all DRAM banks. SODIMM mode: Provides lower select byte enables [3:0].
sdram_245_oe_n	Output	H	Low	<b>SDRAM FCT245 Output Enable Negated</b> Recommend an external pull-up. SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to any DRAM bank.
sdram_245_dt_r_n	Output	Z	High	<b>SDRAM FCT245 Direction Transmit/Receive</b> Recommend an external pull-up. Uses cpu_dt_r_n. See CPU Core Specific Signals below.
<b>On-Chip Peripherals</b>				
dma_ready_n[0]	I/O	Z	Low	<b>DMA Ready Negated Bus</b> Requires an external pull-up. Ready mode: Input pin for general purpose DMA channel 0 that can initiate the next datum in the current DMA descriptor frame. Done mode: Input pin for general purpose DMA channel 0 that can terminate the current DMA descriptor frame. dma_ready_n[0] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[0].
pio[7:0]	I/O	See related pins	Low	<b>Programmable Input/Output</b> General purpose pins that can each can be configured as a general purpose input or general purpose output. These pins are multiplexed with other pin functions: pci_gnt_n[1] (pci_eeprom_cs), spi_mosi, spi_sck, spi_ss_n, spi_miso, uart_rx[0], uart_tx[0], dma_ready_n[0]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time. The others default to inputs.
uart_rx[0]	I/O	Z	Low	<b>UART Receive Data Bus</b> UART mode: UART channel receive data. uart_rx[0] Alternate function: PIO[2].
uart_tx[0]	I/O	Z	Low	<b>UART Transmit Data Bus</b> Recommend an external pull-up. UART mode: UART channel send data. Note that this pin defaults to an input at reset time and must be programmed via the PIO interface before being used as a UART output. uart_tx[0] Alternate function: PIO[1].
spi_mosi	I/O	L	Low	<b>SPI Data Output</b> Serial mode: Output pin from RC32333 as an Input to a Serial Chip for the Serial data input stream. In PCI satellite mode, acts as an Output pin from RC32333 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[6]. Defaults to the output direction at reset time. 2nd Alternate function: pci_eeprom_mdo.
spi_miso	I/O	Z	Low	<b>SPI Data Input</b> Serial mode: Input pin to RC32333 from the Output of a Serial Chip for the Serial data output stream. In PCI satellite mode, acts as an Input pin from RC32333 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode. Defaults to input direction at reset time. 1st Alternate function: PIO[3]. 2nd Alternate function: pci_eeprom_mdi.

Table 1 Pin Descriptions (Part 4 of 6)

Name	Type	Reset State Status	Drive Strength Capability	Description
spi_sck	I/O	L	Low	<b>SPI Clock</b> Serial mode: Output pin for Serial Clock. In PCI satellite mode, acts as an Output pin for Serial Clock for loading PCI Configuration Registers in the RC32333 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[5]. Defaults to the output direction at reset time. 2nd Alternate function: pci_eeprom_sk.
spi_ss_n	I/O	H	Low	<b>SPI Chip Select</b> Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[4]. Defaults to the output direction at reset time.

**CPU Core Specific Signals**


cpu_nmi_n	Input		—	<b>CPU Non-Maskable Interrupt</b> Requires an external pull-up. This interrupt input is active low to the CPU.
cpu_masterclk	Input		—	<b>CPU Master System Clock</b> Provides the basic system clock.
cpu_int_n[1:0]	Input		—	<b>CPU Interrupt</b> Requires an external pull-up. These interrupt inputs are active low to the CPU.
cpu_coldreset_n	Input	L	—	<b>CPU Cold Reset</b> This active-low signal is asserted to the RC32333 after V <sub>cc</sub> becomes valid on the initial power-up. The Reset initialization vectors for the RC32333 are latched by cold reset.
cpu_dt_r_n	Output	Z	—	<b>CPU Direction Transmit/Receive</b> This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations. 1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sram_245_dt_r_n.

**JTAG Interface Signals**

jtag_tck	Input		—	<b>JTAG Test Clock</b> Requires an external pull-down. An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independent of the system and the processor clock with nominal 50% duty cycle.
jtag_tdi, ejtag_dint_n	Input		—	<b>JTAG Test Data In</b> Requires an external pull-up. On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop the debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG). This pin is also used as the ejtag_dint_n signal in the EJTAG mode.
jtag_tdo, ejtag_tpc	Output	Z	High	<b>JTAG Test Data Out</b> The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. When no data is shifted out, the jtag_tdo is tri-stated. During Real Time Mode, this signal provides a non-sequential program counter at the processor clock or at a division of processor clock. This pin is also used as the ejtag_tpc signal in the EJTAG mode.
jtag_tms	Input		—	<b>JTAG Test Mode Select</b> Requires an external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP controller to control test operation. jtag_tms is sampled on the rising edge of the jtag_tck.
jtag_trst_n	Input	L	—	<b>JTAG Test Reset</b> When neither JTAG nor EJTAG are being used, jtag_trst_n must be driven low (pulled down) or the jtag_tms/ejtag_tms signals must be pulled up and jtag_clk actively clocked.
ejtag_dclk	Output	Z	—	<b>EJTAG Test Clock</b> Processor Clock. During Real Time Mode, this signal is used to capture address and data from the ejtag_tpc signal at the processor clock speed or any division of the internal pipeline.

Table 1 Pin Descriptions (Part 5 of 6)

## Logic Diagram — RC32333



### pci\_host\_mode Settings

During cold reset initialization, the RC32333's PCI interface can be set to the Satellite or Host mode settings. When set to the Host mode, the CPU must configure the RC32333's PCI configuration registers, including the read-only registers. If the RC32333's PCI is in the PCI-boot mode Satellite mode, read-only configuration registers are loaded by the serial EEPROM.

Pin	Reset Boot Mode	Description	Value	Mode Settings
mem_addr[20]	PCI host mode	PCI is in satellite mode	1	PCI_satellite
		PCI is in host mode (typical system)	0	PCI_host

Table 4 RC32333 pci\_host\_mode Initialization Settings

## Clock Parameters — RC32333

Ta Commercial = 0°C to +70°C; Ta Industrial = -40°C to +85°C

3.3V version: V<sub>cc</sub> Core = +3.3V±5%; V<sub>cc</sub> I/O = +3.3V±5%

2.5V version: V<sub>cc</sub> Core = +2.5V±5%; V<sub>cc</sub> I/O = +3.3V±5%

Parameter	Symbol	Test Conditions	RC32333 100MHz		RC32333 133MHz		RC32333 150MHz		Units
			Min	Max	Min	Max	Min	Max	
cpu_masterclock HIGH	t <sub>MCHIGH</sub>	Transition ≤ 2ns	8	—	6.75	—	6	—	ns
cpu_masterclock LOW	t <sub>MCLOW</sub>	Transition ≤ 2ns	8	—	6.75	—	6	—	ns
cpu_masterclock period <sup>1</sup> - 3.3V ver.	t <sub>MCP</sub>	—	20	66.6	15	66.6	13.33	66.6	ns
cpu_masterclock period <sup>1</sup> - 2.5V ver.	t <sub>MCP</sub>	—	20	40.0	15	40.0	13.33	40.0	ns
cpu_masterclock Rise & Fall Time <sup>2</sup>	t <sub>MCRise</sub> , t <sub>MCFall</sub>	—	—	3	—	3	—	3	ns
cpu_masterclock Jitter	t <sub>JITTER</sub>	—	—	± 250	—	± 250	—	± 200	ps
pci_clk Rise & Fall Time	t <sub>PCRise</sub> , t <sub>PCFall</sub>	PCI 2.2	—	1.6	—	1.6	—	1.6	ns
pci_clk Period <sup>1</sup>	t <sub>PCP</sub>	—	20	—	20	—	20	—	ns
jtag_tck Rise & Fall Time	t <sub>JCRise</sub> , t <sub>JCFall</sub>	—	—	5	—	5	—	5	ns
eitag_dck period	t <sub>DCK</sub> , t <sub>11</sub>	—	10	—	10	—	10	—	ns
jtag_tck clock period	t <sub>TCK</sub> , t <sub>3</sub>	—	100	—	100	—	100	—	ns
eitag_dck High, Low Time	t <sub>DCK</sub> High, t <sub>9</sub> t <sub>DCK</sub> Low, t <sub>10</sub>	—	4	—	4	—	4	—	ns
eitag_dck Rise, Fall Time	t <sub>DCK</sub> Rise, t <sub>9</sub> t <sub>DCK</sub> Fall, t <sub>10</sub>	—	—	1	—	1	—	1	ns
output_clk <sup>3</sup>	t <sub>DO21</sub>	—	N/A	N/A	N/A	N/A	N/A	N/A	—
cpu_coldreset_n Asserted during power-up	—	power-on sequence	120	—	120	—	120	—	ms
cpu_coldreset_n Rise Time	t <sub>CRRise</sub>	—	—	5	—	5	—	5	ns

Table 5 Clock Parameters - RC32333

1. cpu\_masterclock frequency should never be below pci\_clk frequency if PCI interface is used.

2. Rise and Fall times are measured between 10% and 90%.

3. Output\_clk should not be used in a system. Only the cpu\_masterclock or its derivative must be used to drive all the subsystems with designs based on the RC3233x systems. Refer to the RC3233x Device Errata for more information.


**Reset Specification**

Figure 3 Mode Configuration Interface Cold Reset Sequence

**AC Timing Characteristics — RC32333**

Ta Commercial = 0°C to +70°C; Ta Industrial = -40°C to +85°C

3.3V version: V<sub>cc</sub> Core = +3.3V±5%; V<sub>cc</sub> I/O = +3.3V±5%2.5V version: V<sub>cc</sub> Core = +2.5V±5%; V<sub>cc</sub> I/O = +3.3V±5%

<b>Signal</b>	<b>Symbol</b>	<b>Reference Edge</b>	<b>RC32333<sup>1</sup> 100MHz</b>		<b>RC32333<sup>1</sup> 133MHz</b>		<b>RC32333<sup>1</sup> 150MHz</b>		<b>Units</b>	<b>User Manual Timing Diagram Reference</b>
			Min	Max	Min	Max	Min	Max		

**Local System Interface**

mem_data[31:0] (data phase)	Tsu2	cpu_masterclk rising	6	—	5	—	4.8	—	ns	Chapter 9, Figures 9.2 and 9.3
mem_data[31:0] (data phase)	Thld2	cpu_masterclk rising	1.5	—	1.5	—	1.5	—	ns	
cpu_dt_r_n	Tdo3	cpu_masterclk rising	—	15	—	12	—	10	ns	
mem_data[31:0]	Tdo4	cpu_masterclk rising	—	12	—	10	—	9.3	ns	
mem_data[31:0] output hold time	Tdoh1	cpu_masterclk rising	1	—	1	—	1	—	ns	
mem_data[31:0] (tristate disable time)	Tdz	cpu_masterclk rising	—	12 <sup>2</sup>	—	10 <sup>2</sup>	—	9.3 <sup>2</sup>	ns	
mem_data[31:0] (tristate to data time)	Tzd	cpu_masterclk rising	—	12 <sup>2</sup>	—	10 <sup>2</sup>	—	9.3 <sup>2</sup>	ns	
mem_wait_n	Tsu6	cpu_masterclk rising	9	—	7	—	6	—	ns	
mem_wait_n	Thld8	cpu_masterclk rising	1	—	1	—	1	—	ns	
mem_addr[22:2]	Tdo5	cpu_masterclk rising	—	12	—	9	—	8	ns	
mem_cs_n[5:0]	Tdo6	cpu_masterclk rising	—	12	—	9	—	8	ns	
mem_oe_n, mem_245_oe_n	Tdo7	cpu_masterclk rising	—	12	—	9	—	8	ns	
mem_we_n[3:0]	Tdo7a	cpu_masterclk rising	—	15	—	12	—	10	ns	
mem_245_dt_r_n	Tdo8	cpu_masterclk rising	—	15	—	12	—	10	ns	
mem_addr[25:2] mem_cs_n[5:0] mem_oe_n, mem_we_n[3:0], mem_245_dt_r_n, mem_245_oe_n	Tdoh3	cpu_masterclk rising	1.5	—	1.5	—	1.5	—	ns	

**PCI for 3.3V Device<sup>3</sup>**

pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n	Tsu	pci_clk rising	3	—	3	—	3	—	ns	Chapter 10, Figures 10.6 through 10.8
pci_idsel, pci_req_n[2], pci_req_n[1], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Tsu	pci_clk rising	5	—	5	—	5	—	ns	
pci_gnt_n[0]	Tsu	pci_clk rising	5	—	5	—	5	—	ns	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n <sup>4</sup>	Thld	pci_clk rising	0	—	0	—	0	—	ns	

Table 6 AC Timing Characteristics - RC32333 (Part 1 of 4)

<b>Signal</b>	<b>Symbol</b>	<b>Reference Edge</b>	<b>RC32333<sup>1</sup> 100MHz</b>		<b>RC32333<sup>1</sup> 133MHz</b>		<b>RC32333<sup>1</sup> 150MHz</b>		<b>Units</b>	<b>User Manual Timing Diagram Reference</b>
			Min	Max	Min	Max	Min	Max		
pci_idsel, pci_req_n[2], pci_req_n[1], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Thld	pci_clk rising	0	—	0	—	0	—	ns	
pci_eeprom_mdi	Tsu	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdi	Thld	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdo, pci-eeprom_cs	Tdo	pci_clk rising, pci_eeprom_sk falling	—	15	—	12	—	10	ns	
pci_eeprom_sk	Tdo	pci_clk rising	—	15	—	12	—	10	ns	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns	
pci_req_n[0], pci_gnt_n[2], pci_gnt_n[1], pci_gnt_n[0], pci_inta_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns	

**PCI for 2.5V Device<sup>3</sup>**

pci_ad[31:0], pci_par, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n <sup>4</sup>	Tsu	pci_clk rising	3	—	3	—	3	—	ns	
pci_cbe_n[3:0], pci_frame_n, pci_trdy_n, pci_irdy_n	Tsu	pci_clk rising	4	—	4	—	4	—	ns	
pci_idsel, pci_req_n[2], pci_req_n[1], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Tsu	pci_clk rising	5	—	5	—	5	—	ns	
pci_gnt_n[0]	Tsu	pci_clk rising	5	—	5	—	5	—	ns	
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n, pci_lock_n <sup>4</sup>	Thld	pci_clk rising	0	—	0	—	0	—	ns	
pci_idsel, pci_req_n[2], pci_req_n[1], pci_req_n[0], pci_gnt_n[0], pci_inta_n	Thld	pci_clk rising	0	—	0	—	0	—	ns	
pci_eeprom_mdi	Tsu	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdi	Thld	pci_clk rising, pci_eeprom_sk falling	15	—	12	—	10	—	ns	
pci_eeprom_mdo, pci-eeprom_cs	Tdo	pci_clk rising, pci_eeprom_sk falling	—	15	—	12	—	10	ns	
pci_eeprom_sk	Tdo	pci_clk rising	—	15	—	12	—	10	ns	

Table 6 AC Timing Characteristics - RC32333 (Part 2 of 4)

<b>Signal</b>	<b>Symbol</b>	<b>Reference Edge</b>	<b>RC32333<sup>1</sup> 100MHz</b>		<b>RC32333<sup>1</sup> 133MHz</b>		<b>RC32333<sup>1</sup> 150MHz</b>		<b>Units</b>	<b>User Manual Timing Diagram Reference</b>
			Min	Max	Min	Max	Min	Max		
pci_ad[31:0], pci_cbe_n[3:0], pci_par, pci_frame_n, pci_trdy_n, pci_irdy_n, pci_stop_n, pci_perr_n, pci_serr_n, pci_devsel_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns	
pci_req_n[0], pci_gnt_[2], pci_gnt_n[1], pci_gnt_n[0], pci_inta_n	Tdo	pci_clk rising	2	7.5	2	7.5	2	7.5	ns	

**SDRAM Controller**

sdram_245_dt_r_n	Tdo8	cpu_masterclk rising	—	15	—	12	—	10	ns	Chapter 11, Figures 11.4 and 11.5
sdram_ras_n, sdram_cas_n, sdram_we_n, sdram_cs_n[3:0], sdram_s_n[1:0], sdram_bemask_n[3:0], sdram_cke	Tdo9	cpu_masterclk rising	—	12	—	9	—	8	ns	
sdram_addr_12	Tdo10	cpu_masterclk rising	—	12	—	9	—	8	ns	
sdram_245_oe_n	Tdo11	cpu_masterclk rising	—	12	—	9	—	8	ns	
sdram_245_dt_r_n	Tdoh4	cpu_masterclk rising	1	—	1	—	1	—	ns	
sdram_ras_n, sdram_cas_n, sdram_we_n, sdram_cs_n[3:0], sdram_s_n[1:0], sdram_bemask_n[3:0] sdram_cke, sdram_addr_12, sdram_245_oe_n	Tdoh4	cpu_masterclk rising	2.5	—	2.5	—	2.5	—	ns	

**DMA**

dma_ready_n[0], dma_done_n[0]	Tsu7	cpu_masterclk rising	9	—	7	—	6	—	ns	Chapter 13, Figure 13.4
dma_ready_n[0], dma_done_n[0]	Thld9	cpu_masterclk rising	1	—	1	—	1	—	ns	

**Interrupt Handling**

cpu_int_n[1:0], cpu_nmi_n	Tsu9	cpu_masterclk rising	9	—	7	—	6	—	ns	Chapter 14, Figure 14.12
cpu_int_n[1:0], cpu_nmi_n	Thld13	cpu_masterclk rising	1	—	1	—	1	—	ns	

**PIO**

PIO[7:0]	Tsu7	cpu_masterclk rising	9	—	7	—	6	—	ns	Chapter 15, Figures 15.9 and 15.10
PIO[7:0]	Thld9	cpu_masterclk rising	1	—	1	—	1	—	ns	
PIO[7:6], PIO[4:0]	Tdo16	cpu_masterclk rising	—	15	—	12	—	10	ns	
PIO[5]	Tdo19	cpu_masterclk rising	—	15	—	12	—	10	ns	
PIO[7:6], PIO[4:0]	Tdoh7	cpu_masterclk rising	1	—	1	—	1	—	ns	
PIO[5]	Tdoh7	cpu_masterclk rising	1	—	1	—	1	—	ns	

**UARTs**

uart_rx[0], uart_tx[0]	Tsu7	cpu_masterclk rising	15	—	12	—	10	—	ns	Chapter 17, Figure 17.16
uart_rx[0], uart_tx[0]	Thld9	cpu_masterclk rising	15	—	12	—	10	—	ns	
uart_rx[0], uart_tx[0]	Tdo16	cpu_masterclk rising	—	15	—	12	—	10	ns	
uart_rx[0], uart_tx[0]	Tdoh8	cpu_masterclk rising	1	—	1	—	1	—	ns	

Table 6 AC Timing Characteristics - RC32333 (Part 3 of 4)

<b>Signal</b>	<b>Symbol</b>	<b>Reference Edge</b>	<b>RC32333<sup>1</sup> 100MHz</b>		<b>RC32333<sup>1</sup> 133MHz</b>		<b>RC32333<sup>1</sup> 150MHz</b>		<b>Units</b>	<b>User Manual Timing Diagram Reference</b>
			Min	Max	Min	Max	Min	Max		

**Reset**

mem_addr[19:17]	Tsu10	cpu_coldreset_n rising	10	—	10	—	10	—	ms	Chapter 19, Figures 19.8 and 19.9
mem_addr[19:17]	Thld10	cpu_coldreset_n rising	1	—	1	—	1	—	ns	
mem_addr[22:20]	Tsu22	cpu_masterclk rising	9	—	7	—	6	—	ns	
mem_addr[22:20]	Thld22	cpu_masterclk rising	1	—	1	—	1	—	ns	

**Debug Interface**

debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n, ejtag_pcst[2:0]	Tsu20	cpu_coldreset_n rising	10	—	10	—	10	—	ms	Chapter 19, Figure 19.9 and Chapter 9, Figure 9.2
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n, ejtag_pcst[2:0]	Thld20	cpu_coldreset_n rising	1	—	1	—	1	—	ns	
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n	Tdo20	cpu_masterclk rising	—	15	—	12	—	10	ns	
debug_cpu_dma_n, debug_cpu_ack_n, debug_cpu_ads_n, debug_cpu_i_d_n	Tdoh20	cpu_masterclk rising	1	—	1	—	1	—	ns	

**JTAG Interface**

jtag_tms, jtag_tdi, jtag_trst_n	t <sub>5</sub>	jtag_tck rising	10	—	10	—	10	—	ns	See Figure 4 below.
jtag_tms, jtag_tdi, jtag_trst_n	t <sub>6</sub>	jtag_tck rising	10	—	10	—	10	—	ns	
jtag_tdo	t <sub>4</sub>	jtag_tck falling	—	10	—	10	—	10	ns	

**EJTAG Interface**

ejtag_tms	t <sub>5</sub>	jtag_tck rising	4	—	4	—	4	—	ns	See Figure 4 below.
ejtag_tms	t <sub>6</sub>	jtag_clk rising	2	—	2	—	2	—	ns	
jtag_tdo Output Delay Time	t <sub>TDODO</sub> , t <sub>4</sub>	jtag_tck falling	—	6	—	6	—	6	ns	
jtag_tdi Input Setup Time	t <sub>TDIS</sub> , t <sub>5</sub>	jtag_tck rising	4	—	4	—	4	—	ns	
jtag_tdi Input Hold Time	t <sub>TDIH</sub> , t <sub>6</sub>	jtag_tck rising	2	—	2	—	2	—	ns	
jtag_trst_n Low Time	t <sub>TRSTLow</sub> , t <sub>12</sub>	—	100	—	100	—	100	—	ns	
jtag_trst_n Removal Time	t <sub>TRSTR</sub> , t <sub>13</sub>	jtag_tck rising	3	—	3	—	3	—	ns	
ejtag_tpc Output Delay Time	t <sub>TPCDO</sub> , t <sub>8</sub>	ejtag_dclk rising	-1	3	-1	3	-1	3	ns	
ejtag_pcst Output Delay Time	t <sub>PCSTDO</sub> , t <sub>7</sub>	ejtag_dclk rising	-1	3	-1	3	-1	3	ns	

Table 6 AC Timing Characteristics - RC32333 (Part 4 of 4)

1. At all pipeline frequencies.

2. Guaranteed by design.

3. This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2 at 33MHz.

4. pci\_RST\_n is tested per PCI 2.2 as an asynchronous signal.

## Standard EJTAG Timing — RC32333

Figure 4 represents the timing diagram for the EJTAG interface signals.

The standard JTAG connector is a 10-pin connector providing 5 signals and 5 ground pins. For Standard EJTAG, a 24-pin connector has been chosen providing 12 signals and 12 ground pins. This guarantees elimination of noise problems by incorporating signal-ground type arrangement. Refer to the RC3233x User Reference Manual for connector pinout and mechanical specifications.





Figure 4 Standard EJTAG Timing

## Output Loading for AC Testing



Signal	$C_{ld}$
All High Drive Signals	50 pF
All Low Drive Signals	25 pF

Figure 5 Output Loading for AC Testing

Note: PCI pins have been correlated to PCI 2.2.

## Recommended Operation Temperature and Supply Voltage

### 3.3V Device

Grade	Ambient Temperature	Gnd	$V_{cc\,IO}$	$V_{cc\,Core}$	$V_{cc\,P}$
Commercial	0°C to +70°C Ambient	0V	3.3V±5%	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C Ambient	0V	3.3V±5%	3.3V±5%	3.3V±5%

Table 7 Temperature and Voltage — 3.3V Device

### 2.5V Device

Grade	Ambient Temperature	Gnd	$V_{cc\,IO}$	$V_{cc\,Core}$	$V_{cc\,P}$
Commercial	0°C to +70°C Ambient	0V	3.3V±5%	2.5V±5%	2.5V±5%
Industrial	-40°C to +85°C Ambient	0V	3.3V±5%	2.5V±5%	2.5V±5%

Table 8 Temperature and Voltage — 2.5V Device

## Power Consumption

### 3.3V Device

**Note:** This table is based on a 2:1 pipeline-to-bus clock ratio.

<b>Parameter</b>		<b>100MHz</b>		<b>133MHz</b>		<b>150MHz</b>		<b>Unit</b>	<b>Conditions</b>
		Typical	Max.	Typical	Max.	Typical	Max.		
$I_{CC}$	Normal mode	360	480	480	630	550	700	mA	$C_L$ = (See Figure 5, Output Loading for AC Testing) $T_a$ = 25°C $V_{cc}$ Core = 3.46V (for max. values) $V_{cc}$ I/O = 3.46V (for max. values) $V_{cc}$ Core = 3.3V (for typical values) $V_{cc}$ I/O = 3.3V (for typical values)
	Standby mode <sup>1</sup>	250	370	330	480	390	540	mA	
Power Dissipation	Normal mode	1.2	1.7	1.5	2.2	1.7	2.4	W	$V_{cc}$ Core = 3.46V (for max. values) $V_{cc}$ I/O = 3.46V (for max. values) $V_{cc}$ Core = 3.3V (for typical values) $V_{cc}$ I/O = 3.3V (for typical values)
	Standby mode <sup>1</sup>	0.83	1.3	1.1	1.7	1.3	1.9	W	

**Table 10 Power Consumption — 3.3V Device**

<sup>1</sup>. RISCore 32300 CPU core enters Standby mode by executing WAIT instructions. On-chip logic outside the CPU core continues to function.

### 2.5V Device

**Note:** This table is based on a 2:1 pipeline-to-bus clock ratio.

<b>Parameter</b>		<b>100MHz</b>		<b>133MHz</b>		<b>150MHz</b>		<b>Unit</b>	<b>Conditions</b>
		Typical	Max.	Typical	Max.	Typical	Max.		
$I_{CC}$ I/O	Normal mode	24	81	32	93	35	104	mA	$C_L$ = (See Figure 5, Output Loading for AC Testing) $T_a$ = 25°C $V_{cc}$ Core = 2.625V (for max. values) $V_{cc}$ I/O = 3.46V (for max. values) $V_{cc}$ Core = 2.5V (for typical values) $V_{cc}$ I/O = 3.3V (for typical values)
	Standby mode <sup>1</sup>	2	81	2	93	2	104	mA	
$I_{CC}$ core	Normal mode	232	301	298	392	333	438	mA	$V_{cc}$ Core = 2.625V (for max. values) $V_{cc}$ I/O = 3.46V (for max. values) $V_{cc}$ Core = 2.5V (for typical values) $V_{cc}$ I/O = 3.3V (for typical values)
	Standby mode <sup>1</sup>	120	269	151	319	168	345	mA	
Power Dissipation	Normal mode	0.66	1.07	0.85	1.35	0.95	1.51	W	$V_{cc}$ Core = 2.625V (for max. values) $V_{cc}$ I/O = 3.46V (for max. values) $V_{cc}$ Core = 2.5V (for typical values) $V_{cc}$ I/O = 3.3V (for typical values)
	Standby mode <sup>1</sup>	0.31	0.94	0.38	1.10	0.43	1.21	W	

**Table 11 Power Consumption — 2.5V Device**

<sup>1</sup>. RISCore 32300 CPU core enters Standby mode by executing WAIT instructions. On-chip logic outside the CPU core continues to function.

## Power Ramp-up

### 3.3V Device

There is no special requirement for how fast  $V_{cc}$  I/O ramps up to 3.3V. However, all timing references are based on a stable  $V_{cc}$  I/O.

### 2.5V Device

The 2.5V core supply (and 2.5V  $V_{ccP}$  supply) can be fully powered without the 3.3V I/O supply. However, the 3.3V I/O supply cannot exceed the 2.5V core supply by more than 1 volt during power up. A sustained large power difference could potentially damage the part. Inputs should not be driven until the part is fully powered. Specifically, the input high voltages should not be applied until the 3.3V I/O supply is powered.

There is no special requirement for how fast  $V_{cc}$  I/O ramps up to 3.3V. However, all timing references are based on a stable  $V_{cc}$  I/O.

## Power Curves

The following four graphs contain the simulated power curves that show power consumption at various bus frequencies. Figures 6 and 7 apply to the 3.3V device, while Figures 8 and 9 apply to the 2.5V device.




Figure 6 Typical Power Usage — RC32V333 Device




Figure 7 Maximum Power Usage — RC32V333 Device




Figure 8 Typical Power Usage — RC32T333 Device




Figure 9 Maximum Power Usage — RC32T333 Device

## Absolute Maximum Ratings

Symbol	Parameter	Min <sup>1</sup>	Max <sup>1</sup>	Unit
V <sub>cc</sub> Core 3.3V Device	Supply Voltage	-0.3	4.0	V
V <sub>cc</sub> Core 2.5V Device	Supply Voltage	-0.3	3.0	V
V <sub>cc</sub> I/O	I/O Supply Voltage	-0.3	4.0	V
Vi 3.3V Device	Input Voltage	-0.3	5.5	V
Vi 2.5V Device	Input Voltage	-0.3	V <sub>CC</sub> /I/O+0.3	V
Vimin	Input Voltage - undershoot <sup>2</sup>	-0.6	—	V
Tstg	Storage Temperature	-40	125	degrees C

Table 12 Absolute Maximum Ratings

<sup>1</sup>. Functional and tested operating conditions are given in Table 7. Absolute maximum ratings are stress ratings only, and functional operation is not guaranteed beyond recommended operating voltages and temperatures. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

<sup>2</sup>. All PCI pads are fully compatible with PCI Specification version 2.2.


## Package Pin-out — 208-PQFP for RC32333

The following table lists the pin numbers and signal names for the RC32333. Signal names ending with an \_n are active when low.

Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt	Pin	Function	Alt
1	sDRAM_245_oe_n		53	mem_data[12]		105	PCI_ad[7]		157	PCI_req_n[1]	
2	sDRAM_we_n		54	mem_data[19]		106	PCI_cbe_n[0]		158	PCI_req_n[2]	1
3	sDRAM_cas_n		55	mem_data[13]		107	PCI_ad[8]		159	PCI_gnt_n[2]	1
4	sDRAM_bmask_n[0]		56	mem_data[18]		108	PCI_ad[9]		160	PCI_rst_n	
5	sDRAM_bmask_n[1]		57	mem_data[14]		109	PCI_ad[10]		161	cpu_int_n[0]	
6	V <sub>ss</sub>		58	V <sub>ss</sub>		110	V <sub>ss</sub>		162	cpu_int_n[1]	
7	V <sub>cc</sub> I/O		59	V <sub>cc</sub> I/O		111	V <sub>cc</sub> I/O		163	V <sub>ss</sub>	
8	sDRAM_cs_n[0]		60	mem_data[17]		112	PCI_ad[11]		164	V <sub>cc</sub> I/O	
9	sDRAM_cs_n[1]		61	mem_data[16]		113	PCI_ad[12]		165	jtag_tdi	
10	sDRAM_ras_n		62	V <sub>cc</sub> core		114	PCI_ad[13]		166	jtag_tdo	
11	sDRAM_s_n[0]		63	mem_data[15]		115	PCI_ad[14]		167	jtag_tms	
12	sDRAM_s_n[1]		64	cpu_masterclk		116	PCI_ad[15]		168	ejtag_tms	
13	mem_addr[2]	1	65	mem_data[31]		117	PCI_cbe_n[1]		169	jtag_tck	
14	mem_addr[3]	1	66	mem_data[0]		118	PCI_par		170	jtag_trst_n	
15	mem_addr[4]	1	67	mem_data[30]		119	PCI_serr_n		171	ejtag_pcst[0]	1
16	V <sub>ss</sub>		68	V <sub>ss</sub>		120	V <sub>ss</sub>		172	ejtag_pcst[1]	1
17	V <sub>cc</sub> I/O		69	V <sub>cc</sub> I/O		121	V <sub>cc</sub> I/O		173	V <sub>ss</sub>	
18	mem_addr[5]	1	70	mem_data[1]		122	PCI_perr_n		174	V <sub>cc</sub> I/O	

Table 13 RC32333 208-pin QFP Package Pin-Out (Part 1 of 2)

## RC32333 Package Drawing — 208-pin PQFP



## RC32333 Package Drawing — Page Two

NOTES:																									
<p>1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994</p> <p>▲ TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm</p> <p>▲ DATUMS <b>[A-B]</b> AND <b>[D-E]</b> TO BE DETERMINED AT DATUM PLANE <b>[H-H]</b></p> <p>▲ DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE <b>[C-C]</b></p> <p>▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH</p> <p>▲ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED</p> <p>▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION IS .05 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.</p> <p>▲ EXACT SHAPE OF EACH CORNER IS OPTIONAL</p> <p>▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP</p> <p>10 ALL DIMENSIONS ARE IN MILLIMETERS</p> <p>11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION SJ-002 REGISTRATION MO-143, VARIATION FA-1</p>																									
<b>LAND PATTERN DIMENSIONS</b> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: center; padding: 2px;">P</td> <td style="text-align: center; padding: 2px;">3.4</td> <td style="text-align: center; padding: 2px;">P</td> </tr> <tr> <td style="text-align: center; padding: 2px;">P1</td> <td style="text-align: center; padding: 2px;">—</td> <td style="text-align: center; padding: 2px;">P1</td> </tr> <tr> <td style="text-align: center; padding: 2px;">X</td> <td style="text-align: center; padding: 2px;">—</td> <td style="text-align: center; padding: 2px;">X</td> </tr> <tr> <td style="text-align: center; padding: 2px;">P2</td> <td style="text-align: center; padding: 2px;">—</td> <td style="text-align: center; padding: 2px;">P2</td> </tr> <tr> <td style="text-align: center; padding: 2px;">e</td> <td style="text-align: center; padding: 2px;">—</td> <td style="text-align: center; padding: 2px;">e</td> </tr> </table>		P	3.4	P	P1	—	P1	X	—	X	P2	—	P2	e	—	e									
P	3.4	P																							
P1	—	P1																							
X	—	X																							
P2	—	P2																							
e	—	e																							
<b>TOLERANCES</b> <small>UNLESS SPECIFIED INTENDED DEVICE MANUFACTURER: Intersil Division, Texas Instruments, Inc. PHONE: (402) 727-4111 FAX: (402) 727-4174 TELETYPE: (402) 727-2070</small>																									
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">APPROVED</td> <td style="width: 10%;">DATE</td> <td style="width: 10%;">TITLE</td> <td style="width: 10%;">DS/DH/DR PACKAGE OUTLINE</td> </tr> <tr> <td style="text-align: center;">JAN</td> <td style="text-align: center;">2004</td> <td style="text-align: center;">280.0 X 280.0 X 3.4 mm PDF</td> <td style="text-align: center;">280.0 X 280.0 X 3.4 mm PDF</td> </tr> <tr> <td style="text-align: center;">SIGNED</td> <td style="text-align: center;">08/20/04</td> <td style="text-align: center;">1.30-.25 MIN FORM</td> <td style="text-align: center;">REV</td> </tr> <tr> <td style="text-align: center;">SIGNED</td> <td style="text-align: center;">08/20/04</td> <td style="text-align: center;">C</td> <td style="text-align: center;">02</td> </tr> <tr> <td colspan="4" style="text-align: center;">DO NOT SCALE DRAWING</td> </tr> <tr> <td colspan="4" style="text-align: center;">SHEET 2 OF 2</td> </tr> </table>		APPROVED	DATE	TITLE	DS/DH/DR PACKAGE OUTLINE	JAN	2004	280.0 X 280.0 X 3.4 mm PDF	280.0 X 280.0 X 3.4 mm PDF	SIGNED	08/20/04	1.30-.25 MIN FORM	REV	SIGNED	08/20/04	C	02	DO NOT SCALE DRAWING				SHEET 2 OF 2			
APPROVED	DATE	TITLE	DS/DH/DR PACKAGE OUTLINE																						
JAN	2004	280.0 X 280.0 X 3.4 mm PDF	280.0 X 280.0 X 3.4 mm PDF																						
SIGNED	08/20/04	1.30-.25 MIN FORM	REV																						
SIGNED	08/20/04	C	02																						
DO NOT SCALE DRAWING																									
SHEET 2 OF 2																									