



Welcome to [E-XFL.COM](#)

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "Embedded - Microcontrollers"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I²C, IrDA, SD, SPI, UART/USART
Peripherals	DMA, I²S, LCD, LVD, POR, PWM, WDT
Number of I/O	102
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 46x16b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk30dx256vlq10">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk30dx256vlq10</a>

# Table of Contents

1 Ordering parts.....	4
1.1 Determining valid orderable parts.....	4
2 Part identification.....	4
2.1 Description.....	4
2.2 Format.....	4
2.3 Fields.....	4
2.4 Example.....	5
3 Terminology and guidelines.....	5
3.1 Definition: Operating requirement.....	5
3.2 Definition: Operating behavior.....	6
3.3 Definition: Attribute.....	6
3.4 Definition: Rating.....	7
3.5 Result of exceeding a rating.....	7
3.6 Relationship between ratings and operating requirements.....	7
3.7 Guidelines for ratings and operating requirements.....	8
3.8 Definition: Typical value.....	8
3.9 Typical value conditions.....	9
4 Ratings.....	10
4.1 Thermal handling ratings.....	10
4.2 Moisture handling ratings.....	10
4.3 ESD handling ratings.....	10
4.4 Voltage and current operating ratings.....	10
5 General.....	11
5.1 AC electrical characteristics.....	11
5.2 Nonswitching electrical specifications.....	11
5.2.1 Voltage and current operating requirements.....	11
5.2.2 LVD and POR operating requirements.....	12
5.2.3 Voltage and current operating behaviors.....	13
5.2.4 Power mode transition operating behaviors.....	15
5.2.5 Power consumption operating behaviors.....	16
5.2.6 EMC radiated emissions operating behaviors.....	19
5.2.7 Designing with radiated emissions in mind.....	20
5.2.8 Capacitance attributes.....	20
5.3 Switching specifications.....	20
5.3.1 Device clock specifications.....	20
5.3.2 General switching specifications.....	21
5.4 Thermal specifications.....	22
5.4.1 Thermal operating requirements.....	22
5.4.2 Thermal attributes.....	22
6 Peripheral operating requirements and behaviors.....	23
6.1 Core modules.....	23
6.1.1 Debug trace timing specifications.....	23
6.1.2 JTAG electricals.....	24
6.2 System modules.....	27
6.3 Clock modules.....	27
6.3.1 MCG specifications.....	27
6.3.2 Oscillator electrical specifications.....	29
6.3.3 32 kHz oscillator electrical characteristics.....	31
6.4 Memories and memory interfaces.....	32
6.4.1 Flash electrical specifications.....	32
6.4.2 EzPort switching specifications.....	37
6.4.3 Flexbus switching specifications.....	38
6.5 Security and integrity modules.....	41
6.6 Analog.....	41
6.6.1 ADC electrical specifications.....	41
6.6.2 CMP and 6-bit DAC electrical specifications.....	49
6.6.3 12-bit DAC electrical characteristics.....	52
6.6.4 Voltage reference electrical specifications.....	55
6.7 Timers.....	56
6.8 Communication interfaces.....	56
6.8.1 CAN switching specifications.....	56
6.8.2 DSPI switching specifications (limited voltage range).....	57
6.8.3 DSPI switching specifications (full voltage range).....	58
6.8.4 Inter-Integrated Circuit Interface (I2C) timing.....	60
6.8.5 UART switching specifications.....	61
6.8.6 SDHC specifications.....	61
6.8.7 I2S/SAI switching specifications.....	62
6.9 Human-machine interfaces (HMI).....	68
6.9.1 TSI electrical specifications.....	68
6.9.2 LCD electrical characteristics.....	69
7 Dimensions.....	70
7.1 Obtaining package dimensions.....	70
8 Pinout.....	71
8.1 K30 signal multiplexing and pin assignments.....	71
8.2 K30 pinouts.....	77
9 Revision history.....	79

# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PK30 and MK30 .

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N


## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul style="list-style-type: none"><li>M = Fully qualified, general market flow</li><li>P = Prequalification</li></ul>
K##	Kinetis family	<ul style="list-style-type: none"><li>K30</li></ul>
A	Key attribute	<ul style="list-style-type: none"><li>D = Cortex-M4 w/ DSP</li><li>F = Cortex-M4 w/ DSP and FPU</li></ul>
M	Flash memory type	<ul style="list-style-type: none"><li>N = Program flash only</li><li>X = Program flash and FlexMemory</li></ul>

*Table continues on the next page...*

## 3.6 Relationship between ratings and operating requirements



## 3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
$I_{DD}$	Digital supply current	—	185	mA
$V_{DIO}$	Digital input voltage (except <u>RESET</u> , EXTAL, and XTAL)	-0.3	5.5	V
$V_{AIO}$	Analog <sup>1</sup> , <u>RESET</u> , EXTAL, and XTAL input voltage	-0.3	$V_{DD} + 0.3$	V
$I_D$	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

1. Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 5 General

### 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



**Figure 1. Input signal measurement reference**

All digital I/O switching characteristics assume:

1. output pins
  - have  $C_L=30\text{pF}$  loads,
  - are configured for fast slew rate ( $\text{PORTx\_PCRn}[SRE]=0$ ), and
  - are configured for high drive strength ( $\text{PORTx\_PCRn}[DSE]=1$ )
2. input pins
  - have their passive filter disabled ( $\text{PORTx\_PCRn}[PFE]=0$ )

### 5.2 Nonswitching electrical specifications

## 5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	$V_{DD}$ -to- $V_{DDA}$ differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	$V_{SS}$ -to- $V_{SSA}$ differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
$V_{IH}$	Input high voltage				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	$0.7 \times V_{DD}$	—	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
$V_{IL}$	Input low voltage				
	• $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	—	$0.35 \times V_{DD}$	V	
	• $1.7 \text{ V} \leq V_{DD} \leq 2.7 \text{ V}$	—	$0.3 \times V_{DD}$	V	
$V_{HYS}$	Input hysteresis	$0.06 \times V_{DD}$	—	V	
$I_{ICDIO}$	Digital pin negative DC injection current — single pin	-5	—	mA	1
	• $V_{IN} < V_{SS}-0.3\text{V}$				
$I_{ICAIO}$	Analog <sup>2</sup> , EXTAL, and XTAL pin DC injection current — single pin			mA	3
	• $V_{IN} < V_{SS}-0.3\text{V}$ (Negative current injection)	-5	—		
	• $V_{IN} > V_{DD}+0.3\text{V}$ (Positive current injection)	—	+5		
$I_{ICcont}$	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins			mA	
	• Negative current injection	-25	—		
	• Positive current injection	—	+25		
$V_{ODPU}$	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	4
$V_{RAM}$	$V_{DD}$ voltage required to retain RAM	1.2	—	V	
$V_{RFVBAT}$	$V_{BAT}$ voltage required to retain the VBAT register file	$V_{POR\_VBAT}$	—	V	

- All 5 V tolerant digital I/O pins are internally clamped to  $V_{SS}$  through an ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  is less than  $V_{DIO\_MIN}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{DIO\_MIN}-V_{IN})/I_{ICDIO}$ .
- Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.
- All analog pins are internally clamped to  $V_{SS}$  and  $V_{DD}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{AIO\_MIN}$  or greater than  $V_{AIO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{AIO\_MIN}-V_{IN})/I_{ICAIO}$ . The positive injection current limiting resistor is calculated as  $R=(V_{IN}-V_{AIO\_MAX})/I_{ICAIO}$ . Select the larger of these two calculated resistances if the pin is exposed to positive and negative injection currents.
- Open drain outputs must be pulled to VDD.

**Table 5. Power mode transition operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$t_{POR}$	After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. <ul style="list-style-type: none"><li>• <math>V_{DD}</math> slew rate <math>\geq 5.7 \text{ kV/s}</math></li><li>• <math>V_{DD}</math> slew rate <math>&lt; 5.7 \text{ kV/s}</math></li></ul>	—	300 1.7 V / ( $V_{DD}$ slew rate)	μs	1
	• VLLS1 → RUN	—	130	μs	
	• VLLS2 → RUN	—	92	μs	
	• VLLS3 → RUN	—	92	μs	
	• LLS → RUN	—	5.9	μs	
	• VLPS → RUN	—	5.0	μs	
	• STOP → RUN	—	5.0	μs	

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$I_{DDA}$	Analog supply current	—	—	See note	mA	1
$I_{DD\_RUN}$	Run mode current — all peripheral clocks disabled, code executing from flash <ul style="list-style-type: none"><li>• @ 1.8V</li><li>• @ 3.0V</li></ul>	— —	37 38	63 64	mA mA	2
$I_{DD\_RUN}$	Run mode current — all peripheral clocks enabled, code executing from flash <ul style="list-style-type: none"><li>• @ 1.8V</li><li>• @ 3.0V<ul style="list-style-type: none"><li>• @ 25°C</li><li>• @ 125°C</li></ul></li></ul>	— — —	46 47 58	77 63 79	mA mA mA	3, 4
$I_{DD\_WAIT}$	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	—	20	—	mA	2
$I_{DD\_WAIT}$	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	9	—	mA	5
$I_{DD\_VLPR}$	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	1.12	—	mA	6

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V               <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V               <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul>	—	0.57	0.67	µA	10
		—	0.90	1.2	µA	
		—	2.4	3.5	µA	
		—	0.67	0.94	µA	
		—	1.0	1.4	µA	
		—	2.7	3.9	µA	

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
4. Max values are measured with CPU executing DSP instructions.
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
6. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Data reflects devices with 128 KB of RAM. For devices with 64 KB of RAM, power consumption is reduced by 2 µA. For devices with 32 KB of RAM, power consumption is reduced by 3 µA.
10. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL




Figure 3. TRACE\_CLKOUT specifications




Figure 4. Trace data specifications

### 6.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	• Boundary Scan	0	10	
	• JTAG and CJTAG	0	25	
	• Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	—	ns
J3	TCLK clock pulse width			
	• Boundary Scan	50	—	ns
	• JTAG and CJTAG	20	—	ns
	• Serial Wire Debug	10	—	ns
J4	TCLK rise and fall times	—	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	—	ns
J6	Boundary scan input data hold time after TCLK rise	0	—	ns
J7	TCLK low to boundary scan output data valid	—	25	ns
J8	TCLK low to boundary scan output high-Z	—	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	—	ns
J10	TMS, TDI input data hold time after TCLK rise	1	—	ns
J11	TCLK low to TDO data valid	—	17	ns
J12	TCLK low to TDO high-Z	—	17	ns


Table continues on the next page...

## 6.4.1.2 Flash timing specifications — commands

Table 21. Flash command timing specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk256k}$	Read 1s Block execution time • 256 KB program/data flash	—	—	1.7	ms	
$t_{rd1sec2k}$	Read 1s Section execution time (flash sector)	—	—	60	μs	1
$t_{pgmchk}$	Program Check execution time	—	—	45	μs	1
$t_{rdrsrc}$	Read Resource execution time	—	—	30	μs	1
$t_{pgm4}$	Program Longword execution time	—	65	145	μs	
$t_{ersblk256k}$	Erase Flash Block execution time • 256 KB program/data flash	—	122	985	ms	2
$t_{ersscr}$	Erase Flash Sector execution time	—	14	114	ms	2
$t_{pgmsec512}$	Program Section execution time • 512 bytes flash	—	2.4	—	ms	
$t_{pgmsec1k}$	• 1 KB flash	—	4.7	—	ms	
$t_{pgmsec2k}$	• 2 KB flash	—	9.3	—	ms	
$t_{rd1all}$	Read 1s All Blocks execution time	—	—	1.8	ms	
$t_{rdonce}$	Read Once execution time	—	—	25	μs	1
$t_{pgmonce}$	Program Once execution time	—	65	—	μs	
$t_{ersall}$	Erase All Blocks execution time	—	250	2000	ms	2
$t_{vfykey}$	Verify Backdoor Access Key execution time	—	—	30	μs	1
$t_{swapx01}$	Swap Control execution time • control code 0x01	—	200	—	μs	
$t_{swapx02}$	• control code 0x02	—	70	150	μs	
$t_{swapx04}$	• control code 0x04	—	70	150	μs	
$t_{swapx08}$	• control code 0x08	—	—	30	μs	
$t_{pgmpart64k}$	Program Partition for EEPROM execution time • 64 KB FlexNVM	—	138	—	ms	
$t_{pgmpart256k}$	• 256 KB FlexNVM	—	145	—	ms	
$t_{setramff}$	Set FlexRAM Function execution time: • Control Code 0xFF	—	70	—	μs	
$t_{setram32k}$	• 32 KB EEPROM backup	—	0.8	1.2	ms	
$t_{setram64k}$	• 64 KB EEPROM backup	—	1.3	1.9	ms	
$t_{setram256k}$	• 256 KB EEPROM backup	—	4.5	5.5	ms	
Byte-write to FlexRAM for EEPROM operation						
$t_{ewr8bers}$	Byte-write to erased FlexRAM location execution time	—	175	260	μs	3

Table continues on the next page...

**Figure 9. EEPROM backup writes to FlexRAM**

## 6.4.2 EzPort switching specifications

**Table 24. EzPort switching specifications**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	—	$f_{SYS}/2$	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	$f_{SYS}/8$	MHz
EP2	EZP_CS negation to next EZP_CS assertion	$2 \times t_{Ezp\_CK}$	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	—	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	—	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	—	ns
EP7	EZP_CK low to EZP_Q output valid	—	16	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	—	ns
EP9	EZP_CS negation to EZP_Q tri-state	—	12	ns


2. Specification is valid for all FB\_AD[31:0] and FB\_TA.

**Table 26. Flexbus full voltage range switching specifications**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	—	FB_CLK	MHz	
FB1	Clock period	1/FB_CLK	—	ns	
FB2	Address, data, and control output valid	—	13.5	ns	<a href="#">1</a>
FB3	Address, data, and control output hold	0	—	ns	<a href="#">1</a>
FB4	Data and FB_TA input setup	13.7	—	ns	<a href="#">2</a>
FB5	Data and FB_TA input hold	0.5	—	ns	<a href="#">2</a>

1. Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W, FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and FB\_TA.

**Typical ADC 16-bit Single-Ended ENOB vs ADC Clock  
100Hz, 90% FS Sine Input**



**Figure 15. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode**

### 6.6.1.3 16-bit ADC with PGA operating conditions

**Table 29. 16-bit ADC with PGA operating conditions**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71	—	3.6	V	
V <sub>REFPGA</sub>	PGA ref voltage		V <sub>REF_OU</sub> T	V <sub>REF_OU</sub> T	V <sub>REF_OU</sub> T	V	<a href="#">2, 3</a>
V <sub>ADIN</sub>	Input voltage		V <sub>SSA</sub>	—	V <sub>DDA</sub>	V	
V <sub>CM</sub>	Input Common Mode range		V <sub>SSA</sub>	—	V <sub>DDA</sub>	V	
R <sub>PGAD</sub>	Differential input impedance	Gain = 1, 2, 4, 8 Gain = 16, 32 Gain = 64	— — —	128 64 32	— — —	kΩ	<a href="#">IN+ to IN-<sup>4</sup></a>
R <sub>AS</sub>	Analog source resistance		—	100	—	Ω	<a href="#">5</a>
T <sub>S</sub>	ADC sampling time		1.25	—	—	μs	<a href="#">6</a>

*Table continues on the next page...*

**Table 30. 16-bit ADC with PGA characteristics (continued)**

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
G	Gain <sup>4</sup>	<ul style="list-style-type: none"> <li>PGAG=0</li> <li>PGAG=1</li> <li>PGAG=2</li> <li>PGAG=3</li> <li>PGAG=4</li> <li>PGAG=5</li> <li>PGAG=6</li> </ul>	0.95 1.9 3.8 7.6 15.2 30.0 58.8	1 2 4 8 16 31.6 63.3	1.05 2.1 4.2 8.4 16.6 33.2 67.8		R <sub>AS</sub> < 100Ω
BW	Input signal bandwidth	<ul style="list-style-type: none"> <li>16-bit modes</li> <li>&lt; 16-bit modes</li> </ul>	— —	— —	4 40	kHz kHz	
PSRR	Power supply rejection ratio	Gain=1	—	-84	—	dB	V <sub>DDA</sub> = 3V ±100mV, f <sub>VDDA</sub> = 50Hz, 60Hz
CMRR	Common mode rejection ratio	<ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>	— —	-84 -85	— —	dB dB	V <sub>CM</sub> = 500mVpp, f <sub>VCM</sub> = 50Hz, 100Hz
V <sub>OFS</sub>	Input offset voltage		—	0.2	—	mV	Output offset = V <sub>OFS</sub> *(Gain+1)
T <sub>GSW</sub>	Gain switching settling time		—	—	10	μs	5
dG/dT	Gain drift over full temperature range	<ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>	— —	6 31	10 42	ppm/°C ppm/°C	
dG/dV <sub>DDA</sub>	Gain drift over supply voltage	<ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>	— —	0.07 0.14	0.21 0.31	%/V %/V	V <sub>DDA</sub> from 1.71 to 3.6V
E <sub>IL</sub>	Input leakage error	All modes	I <sub>In</sub> × R <sub>AS</sub>			mV	I <sub>In</sub> = leakage current (refer to the MCU's voltage and current operating ratings)
V <sub>PP,DIFF</sub>	Maximum differential input signal swing		$\left( \frac{(\min(V_X V_{DDA} - V_X) - 0.2) \times 4}{\text{Gain}} \right)$ where V <sub>X</sub> = V <sub>REFPGA</sub> × 0.583			V	6
SNR	Signal-to-noise ratio	<ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>	80 52	90 66	— —	dB dB	16-bit differential mode, Average=32
THD	Total harmonic distortion	<ul style="list-style-type: none"> <li>Gain=1</li> <li>Gain=64</li> </ul>	85 49	100 95	— —	dB dB	16-bit differential mode, Average=32, f <sub>in</sub> =100Hz

Table continues on the next page...




Figure 17. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=1)

### 6.6.3 12-bit DAC electrical characteristics

#### 6.6.3.1 12-bit DAC operating requirements

Table 32. 12-bit DAC operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
$V_{DACP}$	Reference voltage	1.13	3.6	V	1
$T_A$	Temperature	Operating temperature range of the device			°C
$C_L$	Output load capacitance	—	100	pF	2
$I_L$	Output load current	—	1	mA	

1. The DAC reference can be selected to be  $V_{DDA}$  or the voltage output of the VREF module (VREF\_OUT)
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

## 6.8.1 CAN switching specifications

See [General switching specifications](#).


## 6.8.2 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

**Table 38. Master mode DSPI timing (limited voltage range)**

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	—	25	MHz	
DS1	DSPI_SCK output cycle time	$2 \times t_{BUS}$	—	ns	
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 2$	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 2$	—	ns	<a href="#">1</a>
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 2$	—	ns	<a href="#">2</a>
DS5	DSPI_SCK to DSPI_SOUT valid	—	8	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	0	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	14	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




**Figure 20. DSPI classic SPI timing — master mode**

**Table 40. Master mode DSPI timing (full voltage range) (continued)**

Num	Description	Min.	Max.	Unit	Notes
DS2	DSPI_SCK output high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	$(t_{BUS} \times 2) - 4$	—	ns	<a href="#">2</a>
DS4	DSPI_SCK to DSPI_PCSn invalid delay	$(t_{BUS} \times 2) - 4$	—	ns	<a href="#">3</a>
DS5	DSPI_SCK to DSPI_SOUT valid	—	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-1.2	—	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	19.1	—	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	—	ns	

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

**Figure 22. DSPI classic SPI timing — master mode****Table 41. Slave mode DSPI timing (full voltage range)**

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	—	6.25	MHz
DS9	DSPI_SCK input cycle time	$8 \times t_{BUS}$	—	ns
DS10	DSPI_SCK input high/low time	$(t_{SCK}/2) - 4$	$(t_{SCK}/2) + 4$	ns
DS11	DSPI_SCK to DSPI_SOUT valid	—	24	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	—	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	—	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	—	ns
DS15	DSPI_SS active to DSPI_SOUT driven	—	19	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	—	19	ns




Figure 23. DSPI classic SPI timing — slave mode

## 6.8.4 Inter-Integrated Circuit Interface ( $I^2C$ ) timing

Table 42.  $I^2C$  timing

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	$f_{SCL}$	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	$t_{HD}$ ; STA	4	—	0.6	—	$\mu s$
LOW period of the SCL clock	$t_{LOW}$	4.7	—	1.3	—	$\mu s$
HIGH period of the SCL clock	$t_{HIGH}$	4	—	0.6	—	$\mu s$
Set-up time for a repeated START condition	$t_{SU}$ ; STA	4.7	—	0.6	—	$\mu s$
Data hold time for $I^2C$ bus devices	$t_{HD}$ ; DAT	0 <sup>1</sup>	3.45 <sup>2</sup>	0 <sup>3</sup>	0.9 <sup>1</sup>	$\mu s$
Data set-up time	$t_{SU}$ ; DAT	250 <sup>4</sup>	—	100 <sup>2, 5</sup>	—	ns
Rise time of SDA and SCL signals	$t_r$	—	1000	20 + 0.1 $C_b$ <sup>6</sup>	300	ns
Fall time of SDA and SCL signals	$t_f$	—	300	20 + 0.1 $C_b$ <sup>5</sup>	300	ns
Set-up time for STOP condition	$t_{SU}$ ; STO	4	—	0.6	—	$\mu s$
Bus free time between STOP and START condition	$t_{BUF}$	4.7	—	1.3	—	$\mu s$
Pulse width of spikes that must be suppressed by the input filter	$t_{SP}$	N/A	N/A	0	50	ns

1. The master mode  $I^2C$  deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
2. The maximum  $t_{HD}$ ; DAT must be met only if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal.
3. Input signal Slew = 10 ns and Output Load = 50 pF
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU}$ ; DAT  $\geq$  250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU}$ ; DAT = 1000 + 250 = 1250 ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.




Figure 31. I2S/SAI timing — slave modes

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

Table 50. TSI electrical specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{DDTSI}$	Operating voltage	1.71	—	3.6	V	
$C_{ELE}$	Target electrode capacitance range	1	20	500	pF	<a href="#">1</a>
$f_{REFmax}$	Reference oscillator frequency	—	8	15	MHz	<a href="#">2, 3</a>
$f_{ELEmax}$	Electrode oscillator frequency	—	1	1.8	MHz	<a href="#">2, 4</a>
$C_{REF}$	Internal reference capacitor	—	1	—	pF	
$V_{DELTA}$	Oscillator delta voltage	—	500	—	mV	<a href="#">2, 5</a>
$I_{REF}$	Reference oscillator current source base current • 2 $\mu$ A setting (REFCHRG = 0) • 32 $\mu$ A setting (REFCHRG = 15)	—	2	3	$\mu$ A	<a href="#">2, 6</a>
$I_{ELE}$	Electrode oscillator current source base current • 2 $\mu$ A setting (EXTCHRG = 0) • 32 $\mu$ A setting (EXTCHRG = 15)	—	36	50	$\mu$ A	<a href="#">2, 7</a>
Pres5	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	<a href="#">8</a>
Pres20	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	<a href="#">9</a>
Pres100	Electrode capacitance measurement precision	—	8.3333	38400	fF/count	<a href="#">10</a>
MaxSens	Maximum sensitivity	0.008	1.46	—	fF/count	<a href="#">11</a>
Res	Resolution	—	—	16	bits	
$T_{Con20}$	Response time @ 20 pF	8	15	25	$\mu$ s	<a href="#">12</a>
$I_{TSI\_RUN}$	Current added in run mode	—	55	—	$\mu$ A	
$I_{TSI\_LP}$	Low power mode current adder	—	1.3	2.5	$\mu$ A	<a href="#">13</a>

144 LQFP	144 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
									FB_BE23_16_b			
65	J9	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1		FB_CS4_b/ FB_TSIZ0/ FB_BE31_24_b	I2S0_TX_FS	FTM1_QD_PHB	
66	L10	PTA14	DISABLED		PTA14	SPI0_PCS0	UART0_TX		FB_AD31	I2S0_RX_BCLK	I2S0_TXD1	
67	L11	PTA15	DISABLED		PTA15	SPI0_SCK	UART0_RX		FB_AD30	I2S0_RXD0		
68	K10	PTA16	DISABLED		PTA16	SPI0_SOUT	UART0_CTS_b/ UART0_COL_b		FB_AD29	I2S0_RX_FS	I2S0_RXD1	
69	K11	PTA17	ADC1_SE17	ADC1_SE17	PTA17	SPI0_SIN	UART0_RTS_b		FB_AD28	I2S0_MCLK		
70	E8	VDD	VDD	VDD								
71	G8	VSS	VSS	VSS								
72	M12	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_FLT2	FTM_CLKIN0				
73	M11	PTA19	XTAL0	XTAL0	PTA19		FTM1_FLT0	FTM_CLKIN1		LPTMR0_ALT1		
74	L12	RESET_b	RESET_b	RESET_b								
75	K12	PTA24	DISABLED		PTA24				FB_AD14			
76	J12	PTA25	DISABLED		PTA25				FB_AD13			
77	J11	PTA26	DISABLED		PTA26				FB_AD12			
78	J10	PTA27	DISABLED		PTA27				FB_AD11			
79	H12	PTA28	DISABLED		PTA28				FB_AD10			
80	H11	PTA29	DISABLED		PTA29				FB_AD19			
81	H10	PTB0/ LLWU_P5	LCD_P0/ ADC0_SE8/ ADC1_SE8/ TSI0_CH0	LCD_P0/ ADC0_SE8/ ADC1_SE8/ TSI0_CH0	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_PHB	LCD_P0	
82	H9	PTB1	LCD_P1/ ADC0_SE9/ ADC1_SE9/ TSI0_CH6	LCD_P1/ ADC0_SE9/ ADC1_SE9/ TSI0_CH6	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_PHB	LCD_P1	
83	G12	PTB2	LCD_P2/ ADC0_SE12/ TSI0_CH7	LCD_P2/ ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	UART0_RTS_b			FTM0_FLT3	LCD_P2	
84	G11	PTB3	LCD_P3/ ADC0_SE13/ TSI0_CH8	LCD_P3/ ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	UART0_CTS_b/ UART0_COL_b			FTM0_FLT0	LCD_P3	
85	G10	PTB4	LCD_P4/ ADC1_SE10	LCD_P4/ ADC1_SE10	PTB4					FTM1_FLT0	LCD_P4	
86	G9	PTB5	LCD_P5/ ADC1_SE11	LCD_P5/ ADC1_SE11	PTB5					FTM2_FLT0	LCD_P5	

	1	2	3	4	5	6	7	8	9	10	11	12	
A	PTD7	PTD6/ LLWU_P15	PTD5	PTD4/ LLWU_P14	PTD0/ LLWU_P12	PTC16	PTC12	PTC8	PTC4/ LLWU_P8	VCAP1	PTC3/ LLWU_P7	PTC2	A
B	PTD12	PTD11	PTD10	PTD3	PTC19	PTC15	PTC11/ LLWU_P11	PTC7	VLL1	VCAP2	PTC1/ LLWU_P6	PTC0	B
C	PTD15	PTD14	PTD13	PTD2/ LLWU_P13	PTC18	PTC14	PTC10	PTC6/ LLWU_P10	VLL2	VLL3	PTB23	PTB22	C
D	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0	PTD1	PTC17	PTC13	PTC9	PTC5/ LLWU_P9	PTB21	PTB20	PTB19	PTB18	D
E	PTE6	PTE5	PTE4/ LLWU_P2	PTE3	VDD	VDD	VDD	VDD	PTB17	PTB16	PTB11	PTB10	E
F	PTE10	PTE9	PTE8	PTE7	VDD	VSS	VSS	VDD	PTB9	PTB8	PTB7	PTB6	F
G	PTE18	PTE19	PTE12	PTE11	VREFH	VREFL	VSS	VSS	PTB5	PTB4	PTB3	PTB2	G
H	PTE16	PTE17	VSS	PTE28	VDDA	VSSA	VSS	VSS	PTB1	PTB0/ LLWU_P5	PTA29	PTA28	H
J	ADC0_DP1	ADC0_DM1	ADC0_SE16/ CMP1_IN2/ ADC0_SE21	PTE27	PTA0	PTA1	PTA6	PTA7	PTA13/ LLWU_P4	PTA27	PTA26	PTA25	J
K	ADC1_DP1	ADC1_DM1	ADC1_SE16/ CMP2_IN2/ ADC0_SE22	PTE26	PTE25	PTA2	PTA3	PTA8	PTA12	PTA16	PTA17	PTA24	K
L	PGA0_DP/ ADC0_DP0/ ADC1_DP3	PGA0_DM/ ADC0_DM0/ ADC1_DM3	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	DAC1_OUT/ CMP0_IN4/ CMP2_IN3/ ADC1_SE23	RTC_WAKEUP_B	VBAT	PTA4/ LLWU_P3	PTA9	PTA11	PTA14	PTA15	RESET_b	L
M	PGA1_DP/ ADC1_DP0/ ADC0_DP3	PGA1_DM/ ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	PTE24	NC	EXTAL32	XTAL32	PTA5	PTA10	VSS	PTA19	PTA18	M
	1	2	3	4	5	6	7	8	9	10	11	12	

Figure 33. K30 144 MAPBGA Pinout Diagram

## 9 Revision history

The following table provides a revision history for this document.

Table 52. Revision history

Rev. No.	Date	Substantial Changes
1	6/2012	Initial public revision

Table continues on the next page...