



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | MPC8xx |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 50MHz |
| Co-Processors/DSP | Communications; CPM |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10Mbps (1) |
| SATA | - |
| USB | USB 1.x (1) |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 95°C (TA) |
| Security Features | - |
| Package / Case | 256-BBGA |
| Supplier Device Package | 256-PBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc850srzq50bu |

θ_{JA} = Package thermal resistance, junction to ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

$$P_{INT} = I_{DD} \times V_{DD}, \text{ watts—chip internal power}$$

$P_{I/O}$ = Power dissipation on input and output pins—user determined

For most applications $P_{I/O} < 0.3 \bullet P_{INT}$ and can be neglected. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_J is:

$$P_D = K \div (T_J + 273^\circ\text{C})(2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \bullet (T_A + 273^\circ\text{C}) + \theta_{JA} \bullet P_D^2(3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

5.1 Layout Practices

Each V_{CC} pin on the MPC850 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 μF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC850 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

6 Bus Signal Timing

Table 6 provides the bus operation timing for the MPC850 at 50 MHz, 66 MHz, and 80 MHz. Timing information for other bus speeds can be interpolated by equation using the MPC850 Electrical Specifications Spreadsheet found at <http://www.mot.com/netcomm>.

The maximum bus speed supported by the MPC850 is 50 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC850 used at 66 MHz must be configured for a 33 MHz bus).

The timing for the MPC850 bus shown assumes a 50-pF load. This timing can be derated by 1 ns per 10 pF. Derating calculations can also be performed using the MPC850 Electrical Specifications Spreadsheet.

Table 6. Bus Operation Timing ¹ (continued)

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|------|--|--------|-------|--------|-------|--------|-------|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B9 | CLKOUT to A[6–31] RD/WR, BURST, D[0–31], DP[0–3], TSIZ[0–1], REG, RSV, AT[0–3], PTR high-Z | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B11 | CLKOUT to \overline{TS} , \overline{BB} assertion | 5.00 | 11.00 | 7.58 | 13.58 | 6.25 | 12.25 | 0.250 | 50.00 | ns |
| B11a | CLKOUT to \overline{TA} , \overline{BI} assertion, (When driven by the memory controller or PCMCIA interface) | 2.50 | 9.25 | 2.50 | 9.25 | 2.50 | 9.25 | — | 50.00 | ns |
| B12 | CLKOUT to \overline{TS} , \overline{BB} negation | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B12a | CLKOUT to \overline{TA} , \overline{BI} negation (when driven by the memory controller or PCMCIA interface) | 2.50 | 11.00 | 2.50 | 11.00 | 2.50 | 11.00 | — | 50.00 | ns |
| B13 | CLKOUT to \overline{TS} , \overline{BB} high-Z | 5.00 | 19.00 | 7.58 | 21.58 | 6.25 | 20.25 | 0.250 | 50.00 | ns |
| B13a | CLKOUT to \overline{TA} , \overline{BI} high-Z, (when driven by the memory controller or PCMCIA interface) | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | — | 50.00 | ns |
| B14 | CLKOUT to \overline{TEA} assertion | 2.50 | 10.00 | 2.50 | 10.00 | 2.50 | 10.00 | — | 50.00 | ns |
| B15 | CLKOUT to \overline{TEA} high-Z | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | — | 50.00 | ns |
| B16 | \overline{TA} , \overline{BI} valid to CLKOUT (setup time) ⁵ | 9.75 | — | 9.75 | — | 9.75 | — | — | 50.00 | ns |
| B16a | \overline{TEA} , \overline{KR} , \overline{RETRY} , valid to CLKOUT (setup time) ⁵ | 10.00 | — | 10.00 | — | 10.00 | — | — | 50.00 | ns |
| B16b | \overline{BB} , \overline{BG} , \overline{BR} valid to CLKOUT (setup time) ⁶ | 8.50 | — | 8.50 | — | 8.50 | — | — | 50.00 | ns |
| B17 | CLKOUT to \overline{TA} , \overline{TEA} , \overline{BI} , \overline{BB} , \overline{BG} , \overline{BR} valid (Hold time). ⁵ | 1.00 | — | 1.00 | — | 1.00 | — | — | 50.00 | ns |
| B17a | CLKOUT to \overline{KR} , \overline{RETRY} , except \overline{TEA} valid (hold time) | 2.00 | — | 2.00 | — | 2.00 | — | — | 50.00 | ns |
| B18 | D[0–31], DP[0–3] valid to CLKOUT rising edge (setup time) ⁷ | 6.00 | — | 6.00 | — | 6.00 | — | — | 50.00 | ns |
| B19 | CLKOUT rising edge to D[0–31], DP[0–3] valid (hold time) ⁷ | 1.00 | — | 1.00 | — | 1.00 | — | — | 50.00 | ns |
| B20 | D[0–31], DP[0–3] valid to CLKOUT falling edge (setup time) ⁸ | 4.00 | — | 4.00 | — | 4.00 | — | — | 50.00 | ns |
| B21 | CLKOUT falling edge to D[0–31], DP[0–3] valid (hold time) ⁸ | 2.00 | — | 2.00 | — | 2.00 | — | — | — | — |

Table 6. Bus Operation Timing ¹ (continued)

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|------|--|--------|-----|--------|-----|--------|-----|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B29h | $\overline{WE}[0-3]$ negated to D[0-31], DP[0-3] high-Z GPCM write access TRLX = 0, CSNT = 1, EBDF = 1 | 25.00 | — | 39.00 | — | 31.00 | — | 1.375 | 50.00 | ns |
| B29i | \overline{CS} negated to D[0-31], DP[0-3] high-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 25.00 | — | 39.00 | — | 31.00 | — | 1.375 | 50.00 | ns |
| B30 | \overline{CS} , $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access ⁹ | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B30a | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, \overline{CS} negated to A[6-31] invalid GPCM write access TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | 8.00 | — | 13.00 | — | 11.00 | — | 0.500 | 50.00 | ns |
| B30b | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access, TRLX = 1, CSNT = 1, \overline{CS} negated to A[6-31] Invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | 28.00 | — | 43.00 | — | 36.00 | — | 1.500 | 50.00 | ns |
| B30c | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, \overline{CS} negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 5.00 | — | 8.00 | — | 6.00 | — | 0.375 | 50.00 | ns |
| B30d | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access TRLX = 1, CSNT = 1, \overline{CS} negated to A[6-31] invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 25.00 | — | 39.00 | — | 31.00 | — | 1.375 | 50.00 | ns |

Table 6. Bus Operation Timing ¹ (continued)

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|------|--|--------|-------|--------|-------|--------|-------|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B33a | CLKOUT rising edge to GPL valid - as requested by control bit GxT3 in the corresponding word in the UPM | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B34 | A[6–31] and D[0–31] to \overline{CS} valid - as requested by control bit CST4 in the corresponding word in the UPM | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B34a | A[6–31] and D[0–31] to \overline{CS} valid - as requested by control bit CST1 in the corresponding word in the UPM | 8.00 | — | 13.00 | — | 11.00 | — | 0.500 | 50.00 | ns |
| B34b | A[6–31] and D[0–31] to \overline{CS} valid - as requested by CST2 in the corresponding word in UPM | 13.00 | — | 21.00 | — | 17.00 | — | 0.750 | 50.00 | ns |
| B35 | A[6–31] to \overline{CS} valid - as requested by control bit BST4 in the corresponding word in UPM | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B35a | A[6–31] and D[0–31] to \overline{BS} valid - as requested by BST1 in the corresponding word in the UPM | 8.00 | — | 13.00 | — | 11.00 | — | 0.500 | 50.00 | ns |
| B35b | A[6–31] and D[0–31] to \overline{BS} valid - as requested by control bit BST2 in the corresponding word in the UPM | 13.00 | — | 21.00 | — | 17.00 | — | 0.750 | 50.00 | ns |
| B36 | A[6–31] and D[0–31] to GPL valid - as requested by control bit GxT4 in the corresponding word in the UPM | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B37 | UPWAIT valid to CLKOUT falling edge ¹⁰ | 6.00 | — | 6.00 | — | 6.00 | — | — | 50.00 | ns |
| B38 | CLKOUT falling edge to UPGATE valid ¹⁰ | 1.00 | — | 1.00 | — | 1.00 | — | — | 50.00 | ns |
| B39 | \overline{AS} valid to CLKOUT rising edge ¹¹ | 7.00 | — | 7.00 | — | 7.00 | — | — | 50.00 | ns |
| B40 | A[6–31], TSIZ[0–1], RD/ \overline{WR} , BURST, valid to CLKOUT rising edge. | 7.00 | — | 7.00 | — | 7.00 | — | — | 50.00 | ns |
| B41 | \overline{TS} valid to CLKOUT rising edge (setup time) | 7.00 | — | 7.00 | — | 7.00 | — | — | 50.00 | ns |

Figure 2 is the control timing diagram.




Figure 2. Control Timing

Figure 3 provides the timing for the external clock.




Figure 3. External Clock Timing

Figure 6 provides the timing for the synchronous input signals.




Figure 6. Synchronous Input Signals Timing

Figure 7 provides normal case timing for input data.




Figure 7. Input Data Timing in Normal Case

Figure 8 provides the timing for the input data controlled by the UPM in the memory controller.




Figure 8. Input Data Timing when Controlled by UPM in the Memory Controller

Figure 9 through Figure 12 provide the timing for the external bus read controlled by various GPCM factors.




Figure 9. External Bus Read Timing (GPCM Controlled—ACS = 00)




Figure 12. External Bus Read Timing (GPCM Controlled—TRLX = 1, ACS = 10, ACS = 11)

Figure 13 through Figure 15 provide the timing for the external bus write controlled by various GPCM factors.




Figure 13. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 0)




Figure 15. External Bus Write Timing (GPCM Controlled—TRLX = 1, CSNT = 1)

Figure 19 provides the timing for the synchronous external master access controlled by the GPCM.




Figure 19. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 20 provides the timing for the asynchronous external master memory access controlled by the GPCM.




Figure 20. Asynchronous External Master Memory Access Timing (GPCM Controlled—ACS = 00)

Figure 21 provides the timing for the asynchronous external master control signals negation.




Figure 21. Asynchronous External Master—Control Signals Negation Timing

Table 8 shows the PCMCIA timing for the MPC850.

Table 8. PCMCIA Timing

| Num | Characteristic | 50MHz | | 66MHz | | 80 MHz | | FFACTOR | Unit |
|-----|--|-------|-------|-------|-------|--------|-------|---------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| P44 | A[6–31], $\overline{\text{REG}}$ valid to PCMCIA strobe asserted. ¹ | 13.00 | — | 21.00 | — | 17.00 | — | 0.750 | ns |
| P45 | A[6–31], $\overline{\text{REG}}$ valid to ALE negation. ¹ | 18.00 | — | 28.00 | — | 23.00 | — | 1.000 | ns |
| P46 | CLKOUT to $\overline{\text{REG}}$ valid | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | ns |
| P47 | CLKOUT to $\overline{\text{REG}}$ Invalid. | 6.00 | — | 9.00 | — | 7.00 | — | 0.250 | ns |
| P48 | CLKOUT to $\overline{\text{CE1}}$, $\overline{\text{CE2}}$ asserted. | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | |
| P49 | CLKOUT to $\overline{\text{CE1}}$, $\overline{\text{CE2}}$ negated. | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | ns |
| P50 | CLKOUT to $\overline{\text{PCOE}}$, $\overline{\text{IORD}}$, $\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ assert time. | — | 11.00 | — | 11.00 | — | 11.00 | — | ns |
| P51 | CLKOUT to $\overline{\text{PCOE}}$, $\overline{\text{IORD}}$, $\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ negate time. | 2.00 | 11.00 | 2.00 | 11.00 | 2.00 | 11.00 | — | ns |
| P52 | CLKOUT to ALE assert time | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | ns |
| P53 | CLKOUT to ALE negate time | — | 13.00 | — | 16.00 | — | 14.00 | 0.250 | ns |
| P54 | $\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ negated to D[0–31] invalid. ¹ | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | ns |
| P55 | $\overline{\text{WAIT_B}}$ valid to CLKOUT rising edge. ¹ | 8.00 | — | 8.00 | — | 8.00 | — | — | ns |
| P56 | CLKOUT rising edge to $\overline{\text{WAIT_B}}$ invalid. ¹ | 2.00 | — | 2.00 | — | 2.00 | — | — | ns |

¹ PSST = 1. Otherwise add PSST times cycle time.
PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the $\overline{\text{WAIT_B}}$ signal is detected in order to freeze (or relieve) the PCMCIA current cycle. The $\overline{\text{WAIT_B}}$ assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the MPC850 PowerQUICC User's Manual.

Figure 24 provides the PCMCIA access cycle timing for the external bus read.




Figure 24. PCMCIA Access Cycles Timing External Bus Read

Table 10 shows the debug port timing for the MPC850.

Table 10. Debug Port Timing

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | Unit |
|-----|-----------------------------|--------|-------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | Min | Max | |
| D61 | DSCK cycle time | 60.00 | — | 91.00 | — | 75.00 | — | ns |
| D62 | DSCK clock pulse width | 25.00 | — | 38.00 | — | 31.00 | — | ns |
| D63 | DSCK rise and fall times | 0.00 | 3.00 | 0.00 | 3.00 | 0.00 | 3.00 | ns |
| D64 | DSDI input data setup time | 8.00 | — | 8.00 | — | 8.00 | — | ns |
| D65 | DSDI data hold time | 5.00 | — | 5.00 | — | 5.00 | — | ns |
| D66 | DSCK low to DSDO data valid | 0.00 | 15.00 | 0.00 | 15.00 | 0.00 | 15.00 | ns |
| D67 | DSCK low to DSDO invalid | 0.00 | 2.00 | 0.00 | 2.00 | 0.00 | 2.00 | ns |

Figure 29 provides the input timing for the debug port clock.




Figure 29. Debug Port Clock Input Timing

Figure 30 provides the timing for the debug port.




Figure 30. Debug Port Timings




Figure 44. CPM General-Purpose Timers Timing Diagram

8.5 Serial Interface AC Electrical Specifications

Table 17 provides the serial interface timings as shown in Figure 45 to Figure 49.

Table 17. SI Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|--|-----------------|-------------|------|
| | | Min | Max | |
| 70 | L1RCLK, L1TCLK frequency (DSC = 0) ^{1, 2} | — | SYNCCLK/2.5 | MHz |
| 71 | L1RCLK, L1TCLK width low (DSC = 0) ² | P + 10 | — | ns |
| 71a | L1RCLK, L1TCLK width high (DSC = 0) ³ | P + 10 | — | ns |
| 72 | L1TXD, L1STn, L1RQ, L1xCLKO rise/fall time | — | 15.00 | ns |
| 73 | L1RSYNC, L1TSYNC valid to L1xCLK edge Edge (SYNC setup time) | 20.00 | — | ns |
| 74 | L1xCLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time) | 35.00 | — | ns |
| 75 | L1RSYNC, L1TSYNC rise/fall time | — | 15.00 | ns |
| 76 | L1RXD valid to L1xCLK edge (L1RXD setup time) | 17.00 | — | ns |
| 77 | L1xCLK edge to L1RXD invalid (L1RXD hold time) | 13.00 | — | ns |
| 78 | L1xCLK edge to L1STn valid ⁴ | 10.00 | 45.00 | ns |
| 78A | L1SYNC valid to L1STn valid | 10.00 | 45.00 | ns |
| 79 | L1xCLK edge to L1STn invalid | 10.00 | 45.00 | ns |
| 80 | L1xCLK edge to L1TXD valid | 10.00 | 55.00 | ns |
| 80A | L1TSYNC valid to L1TXD valid ⁴ | 10.00 | 55.00 | ns |
| 81 | L1xCLK edge to L1TXD high impedance | 0.00 | 42.00 | ns |




Figure 46. SI Receive Timing with Double-Speed Clocking (DSC = 1)

8.6 SCC in NMSI Mode Electrical Specifications

Table 18 provides the NMSI external clock timing.

Table 18. NMSI External Clock Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|---|-----------------|-------|------|
| | | Min | Max | |
| 100 | RCLKx and TCLKx frequency ¹ (x = 2, 3 for all specs in this table) | 1/SYNCCLK | — | ns |
| 101 | RCLKx and TCLKx width low | 1/SYNCCLK +5 | — | ns |
| 102 | RCLKx and TCLKx rise/fall time | — | 15.00 | ns |
| 103 | TXDx active delay (from TCLKx falling edge) | 0.00 | 50.00 | ns |
| 104 | $\overline{\text{RTSx}}$ active/inactive delay (from TCLKx falling edge) | 0.00 | 50.00 | ns |
| 105 | $\overline{\text{CTSx}}$ setup time to TCLKx rising edge | 5.00 | — | ns |
| 106 | RXDx setup time to RCLKx rising edge | 5.00 | — | ns |
| 107 | RXDx hold time from RCLKx rising edge ² | 5.00 | — | ns |
| 108 | $\overline{\text{CDx}}$ setup time to RCLKx rising edge | 5.00 | — | ns |

¹ The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater than or equal to 2.25/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as an external sync signal.


Table 19 provides the NMSI internal clock timing.

Table 19. NMSI Internal Clock Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|---|-----------------|-----------|------|
| | | Min | Max | |
| 100 | RCLKx and TCLKx frequency ¹ (x = 2, 3 for all specs in this table) | 0.00 | SYNCCLK/3 | MHz |
| 102 | RCLKx and TCLKx rise/fall time | — | — | ns |
| 103 | TXDx active delay (from TCLKx falling edge) | 0.00 | 30.00 | ns |
| 104 | $\overline{\text{RTSx}}$ active/inactive delay (from TCLKx falling edge) | 0.00 | 30.00 | ns |
| 105 | $\overline{\text{CTSx}}$ setup time to TCLKx rising edge | 40.00 | — | ns |
| 106 | RXDx setup time to RCLKx rising edge | 40.00 | — | ns |
| 107 | RXDx hold time from RCLKx rising edge ² | 0.00 | — | ns |
| 108 | $\overline{\text{CDx}}$ setup time to RCLKx rising edge | 40.00 | — | ns |

¹ The ratios SyncCLK/RCLKx and SyncCLK/TCLK1x must be greater or equal to 3/1.

² Also applies to $\overline{\text{CD}}$ and $\overline{\text{CTS}}$ hold time when they are used as an external sync signals.



NOTES:

1. Transmit clock invert (TCI) bit in GSMR is set.
2. If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

Figure 55. Ethernet Transmit Timing Diagram

8.8 SMC Transparent AC Electrical Specifications

Figure 21 provides the SMC transparent timings as shown in Figure 56.

Table 21. Serial Management Controller Timing

| Num | Characteristic | All Frequencies | | Unit |
|------|--|-----------------|-------|------|
| | | Min | Max | |
| 150 | SMCLKx clock period ¹ | 100.00 | — | ns |
| 151 | SMCLKx width low | 50.00 | — | ns |
| 151a | SMCLKx width high | 50.00 | — | ns |
| 152 | SMCLKx rise/fall time | — | 15.00 | ns |
| 153 | SMTXDx active delay (from SMCLKx falling edge) | 10.00 | 50.00 | ns |
| 154 | SMRXDx/SMSYNx setup time | 20.00 | — | ns |
| 155 | SMRXDx/SMSYNx hold time | 5.00 | — | ns |

¹ The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.

9 Mechanical Data and Ordering Information

Table 26 provides information on the MPC850 derivative devices.

Table 26. MPC850 Family Derivatives

| Device | Ethernet Support | Number of SCCs ¹ | 32-Channel HDLC Support | 64-Channel HDLC Support ² |
|-----------|------------------|-----------------------------|-------------------------|--------------------------------------|
| MPC850 | N/A | One | N/A | N/A |
| MPC850DE | Yes | Two | N/A | N/A |
| MPC850SR | Yes | Two | N/A | Yes |
| MPC850DSL | Yes | Two | No | No |

¹ Serial Communication Controller (SCC)

² 50 MHz version supports 64 time slots on a time division multiplexed line using one SCC

Table 27 identifies the packages and operating frequencies available for the MPC850.

Table 27. MPC850 Package/Frequency/Availability

| Package Type | Frequency (MHz) | Temperature (Tj) | Order Number |
|---|-----------------|------------------|---|
| 256-Lead Plastic Ball Grid Array (ZT suffix) | 50 | 0°C to 95°C | XPC850ZT50BU XPC850DEZT50BU XPC850SRZT50BU XPC850DSLZT50BU |
| | 66 | 0°C to 95°C | XPC850ZT66BU XPC850DEZT66BU XPC850SRZT66BU |
| | 80 | 0°C to 95°C | XPC850ZT80BU XPC850DEZT80BU XPC850SRZT80BU |
| 256-Lead Plastic Ball Grid Array (CZT suffix) | 50 | -40°C to 95°C | XPC850CZT50BU XPC850DECZT50BU XPC850SRCZT50BU XPC850DSLCZT50BU |
| | 66 | | XPC850CZT66BU XPC850DECZT66BU XPC850SRCZT66BU |
| | 80 | | XPC850CZT80B XPC850DECZT80B XPC850SRCZT80B |

9.1 Pin Assignments and Mechanical Dimensions of the PBGA

The original pin numbering of the MPC850 conformed to a Freescale proprietary pin numbering scheme that has since been replaced by the JEDEC pin numbering standard for this package type. To support

How to Reach Us:

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005.