



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | MPC8xx |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 66MHz |
| Co-Processors/DSP | Communications; CPM |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10Mbps (1) |
| SATA | - |
| USB | USB 1.x (1) |
| Voltage - I/O | 3.3V |
| Operating Temperature | -40°C ~ 95°C (TA) |
| Security Features | - |
| Package / Case | 256-BBGA |
| Supplier Device Package | 256-PBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc850czq66bu |

- 2-Kbyte instruction cache and 1-Kbyte data cache (Harvard architecture)
 - Caches are two-way, set-associative
 - Physically addressed
 - Cache blocks can be updated with a 4-word line burst
 - Least-recently used (LRU) replacement algorithm
 - Lockable one-line granularity
- Memory management units (MMUs) with 8-entry translation lookaside buffers (TLBs) and fully-associative instruction and data TLBs
- MMUs support multiple page sizes of 4 Kbytes, 16 Kbytes, 256 Kbytes, 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and eight protection groups
- Advanced on-chip emulation debug mode
- Data bus dynamic bus sizing for 8, 16, and 32-bit buses
 - Supports traditional 68000 big-endian, traditional x86 little-endian and modified little-endian memory systems
 - Twenty-six external address lines
- Completely static design (0–80 MHz operation)
- System integration unit (SIU)
 - Hardware bus monitor
 - Spurious interrupt monitor
 - Software watchdog
 - Periodic interrupt timer
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)
- Memory controller (eight banks)
 - Glueless interface to DRAM single in-line memory modules (SIMMs), synchronous DRAM (SDRAM), static random-access memory (SRAM), electrically programmable read-only memory (EPROM), flash EPROM, etc.
 - Memory controller programmable to support most size and speed memory interfaces
 - Boot chip-select available at reset (options for 8, 16, or 32-bit memory)
 - Variable block sizes, 32 Kbytes to 256 Mbytes
 - Selectable write protection
 - On-chip bus arbiter supports one external bus master
 - Special features for burst mode support
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers

- QUICC multichannel controller (QMC) microcode features
 - Up to 64 independent communication channels on a single SCC
 - Arbitrary mapping of 0–31 channels to any of 0–31 TDM time slots
 - Supports either transparent or HDLC protocols for each channel
 - Independent TxBDs/Rx and event/interrupt reporting for each channel
- One universal serial bus controller (USB)
 - Supports host controller and slave modes at 1.5 Mbps and 12 Mbps
- Two serial management controllers (SMCs)
 - UART
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division-multiplexed (TDM) channel
- One serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multimaster operation on the same bus
- One I²C[®] (interprocessor-integrated circuit) port
 - Supports master and slave modes
 - Supports multimaster environment
- Time slot assigner
 - Allows SCCs and SMCs to run in multiplexed operation
 - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user-defined
 - 1- or 8-bit resolution
 - Allows independent transmit and receive routing, frame syncs, clocking
 - Allows dynamic changes
 - Can be internally connected to four serial channels (two SCCs and two SMCs)
- Low-power support
 - Full high: all units fully powered at high clock frequency
 - Full low: all units fully powered at low clock frequency
 - Doze: core functional units disabled except time base, decremter, PLL, memory controller, real-time clock, and CPM in low-power standby
 - Sleep: all units disabled except real-time clock and periodic interrupt timer. PLL is active for fast wake-up
 - Deep sleep: all units disabled including PLL, except the real-time clock and periodic interrupt timer
 - Low-power stop: to provide lower power dissipation

4 Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC850.

Table 3. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|---------------|-----------------|------|
| Thermal resistance for BGA ¹ | θ_{JA} | 40 ² | °C/W |
| | θ_{JA} | 31 ³ | °C/W |
| | θ_{JA} | 24 ⁴ | °C/W |
| Thermal Resistance for BGA (junction-to-case) | θ_{JC} | 8 | °C/W |

¹ For more information on the design of thermal vias on multilayer boards and BGA layout considerations in general, refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.

² Assumes natural convection and a single layer board (no thermal vias).

³ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 20°C above ambient.

⁴ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 13°C above ambient.

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

$$P_D = (V_{DD} \bullet I_{DD}) + P_{I/O}$$

where:

$P_{I/O}$ is the power dissipation on pins

Table 4 provides power dissipation information.

Table 4. Power Dissipation (P_D)

| Characteristic | Frequency (MHz) | Typical ¹ | Maximum ² | Unit |
|--|-----------------|----------------------|----------------------|------|
| Power Dissipation All Revisions (1:1) Mode | 33 | TBD | 515 | mW |
| | 40 | TBD | 590 | mW |
| | 50 | TBD | 725 | mW |

¹ Typical power dissipation is measured at 3.3V

² Maximum power dissipation is measured at 3.65 V

Table 5 provides the DC electrical characteristics for the MPC850.

Table 5. DC Electrical Specifications

| Characteristic | Symbol | Min | Max | Unit |
|---|---------------------------|-------|-------|------|
| Operating voltage at 40 MHz or less | VDDH, VDDL, KAPWR, VDDSYN | 3.0 | 3.6 | V |
| Operating voltage at 40 MHz or higher | VDDH, VDDL, KAPWR, VDDSYN | 3.135 | 3.465 | V |
| Input high voltage (address bus, data bus, EXTAL, EXTCLK, and all bus control/status signals) | VIH | 2.0 | 3.6 | V |
| Input high voltage (all general purpose I/O and peripheral pins) | VIH | 2.0 | 5.5 | V |

θ_{JA} = Package thermal resistance, junction to ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

$$P_{INT} = I_{DD} \times V_{DD}, \text{ watts—chip internal power}$$

$P_{I/O}$ = Power dissipation on input and output pins—user determined

For most applications $P_{I/O} < 0.3 \bullet P_{INT}$ and can be neglected. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_J is:

$$P_D = K \div (T_J + 273^\circ\text{C})(2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \bullet (T_A + 273^\circ\text{C}) + \theta_{JA} \bullet P_D^2(3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

5.1 Layout Practices

Each V_{CC} pin on the MPC850 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 μF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC850 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

6 Bus Signal Timing

Table 6 provides the bus operation timing for the MPC850 at 50 MHz, 66 MHz, and 80 MHz. Timing information for other bus speeds can be interpolated by equation using the MPC850 Electrical Specifications Spreadsheet found at <http://www.mot.com/netcomm>.

The maximum bus speed supported by the MPC850 is 50 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC850 used at 66 MHz must be configured for a 33 MHz bus).

The timing for the MPC850 bus shown assumes a 50-pF load. This timing can be derated by 1 ns per 10 pF. Derating calculations can also be performed using the MPC850 Electrical Specifications Spreadsheet.

Table 6. Bus Operation Timing ¹

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|-----|--|--------|-------|--------|-------|--------|-------|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B1 | CLKOUT period | 20 | — | 30.30 | — | 25 | — | — | — | ns |
| B1a | EXTCLK to CLKOUT phase skew (EXTCLK > 15 MHz and MF <= 2) | -0.90 | 0.90 | -0.90 | 0.90 | -0.90 | 0.90 | — | 50.00 | ns |
| B1b | EXTCLK to CLKOUT phase skew (EXTCLK > 10 MHz and MF < 10) | -2.30 | 2.30 | -2.30 | 2.30 | -2.30 | 2.30 | — | 50.00 | ns |
| B1c | CLKOUT phase jitter (EXTCLK > 15 MHz and MF <= 2) ² | -0.60 | 0.60 | -0.60 | 0.60 | -0.60 | 0.60 | — | 50.00 | ns |
| B1d | CLKOUT phase jitter ² | -2.00 | 2.00 | -2.00 | 2.00 | -2.00 | 2.00 | — | 50.00 | ns |
| B1e | CLKOUT frequency jitter (MF < 10) ² | — | 0.50 | — | 0.50 | — | 0.50 | — | 50.00 | % |
| B1f | CLKOUT frequency jitter (10 < MF < 500) ² | — | 2.00 | — | 2.00 | — | 2.00 | — | 50.00 | % |
| B1g | CLKOUT frequency jitter (MF > 500) ² | — | 3.00 | — | 3.00 | — | 3.00 | — | 50.00 | % |
| B1h | Frequency jitter on EXTCLK ³ | — | 0.50 | — | 0.50 | — | 0.50 | — | 50.00 | % |
| B2 | CLKOUT pulse width low | 8.00 | — | 12.12 | — | 10.00 | — | — | 50.00 | ns |
| B3 | CLKOUT width high | 8.00 | — | 12.12 | — | 10.00 | — | — | 50.00 | ns |
| B4 | CLKOUT rise time | — | 4.00 | — | 4.00 | — | 4.00 | — | 50.00 | ns |
| B5 | CLKOUT fall time | — | 4.00 | — | 4.00 | — | 4.00 | — | 50.00 | ns |
| B7 | CLKOUT to A[6–31], RD $\overline{\text{WR}}$, BURST, D[0–31], DP[0–3] invalid | 5.00 | — | 7.58 | — | 6.25 | — | 0.250 | 50.00 | ns |
| B7a | CLKOUT to TSIZ[0–1], REG, RSV, AT[0–3], BDIP, PTR invalid | 5.00 | — | 7.58 | — | 6.25 | — | 0.250 | 50.00 | ns |
| B7b | CLKOUT to BR, BG, FRZ, VFLS[0–1], VF[0–2] IWP[0–2], LWP[0–1], STS invalid ⁴ | 5.00 | — | 7.58 | — | 6.25 | — | 0.250 | 50.00 | ns |
| B8 | CLKOUT to A[6–31], RD $\overline{\text{WR}}$, BURST, D[0–31], DP[0–3] valid | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B8a | CLKOUT to TSIZ[0–1], REG, RSV, AT[0–3] BDIP, PTR valid | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B8b | CLKOUT to BR, BG, VFLS[0–1], VF[0–2], IWP[0–2], FRZ, LWP[0–1], STS valid ⁴ | 5.00 | 11.74 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |

Table 6. Bus Operation Timing ¹ (continued)

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|------|--|--------|-------|--------|-------|--------|-------|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B9 | CLKOUT to A[6–31] RD/WR, BURST, D[0–31], DP[0–3], TSIZ[0–1], REG, RSV, AT[0–3], PTR high-Z | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B11 | CLKOUT to \overline{TS} , \overline{BB} assertion | 5.00 | 11.00 | 7.58 | 13.58 | 6.25 | 12.25 | 0.250 | 50.00 | ns |
| B11a | CLKOUT to \overline{TA} , \overline{BI} assertion, (When driven by the memory controller or PCMCIA interface) | 2.50 | 9.25 | 2.50 | 9.25 | 2.50 | 9.25 | — | 50.00 | ns |
| B12 | CLKOUT to \overline{TS} , \overline{BB} negation | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B12a | CLKOUT to \overline{TA} , \overline{BI} negation (when driven by the memory controller or PCMCIA interface) | 2.50 | 11.00 | 2.50 | 11.00 | 2.50 | 11.00 | — | 50.00 | ns |
| B13 | CLKOUT to \overline{TS} , \overline{BB} high-Z | 5.00 | 19.00 | 7.58 | 21.58 | 6.25 | 20.25 | 0.250 | 50.00 | ns |
| B13a | CLKOUT to \overline{TA} , \overline{BI} high-Z, (when driven by the memory controller or PCMCIA interface) | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | — | 50.00 | ns |
| B14 | CLKOUT to \overline{TEA} assertion | 2.50 | 10.00 | 2.50 | 10.00 | 2.50 | 10.00 | — | 50.00 | ns |
| B15 | CLKOUT to \overline{TEA} high-Z | 2.50 | 15.00 | 2.50 | 15.00 | 2.50 | 15.00 | — | 50.00 | ns |
| B16 | \overline{TA} , \overline{BI} valid to CLKOUT (setup time) ⁵ | 9.75 | — | 9.75 | — | 9.75 | — | — | 50.00 | ns |
| B16a | \overline{TEA} , \overline{KR} , \overline{RETRY} , valid to CLKOUT (setup time) ⁵ | 10.00 | — | 10.00 | — | 10.00 | — | — | 50.00 | ns |
| B16b | \overline{BB} , \overline{BG} , \overline{BR} valid to CLKOUT (setup time) ⁶ | 8.50 | — | 8.50 | — | 8.50 | — | — | 50.00 | ns |
| B17 | CLKOUT to \overline{TA} , \overline{TEA} , \overline{BI} , \overline{BB} , \overline{BG} , \overline{BR} valid (Hold time). ⁵ | 1.00 | — | 1.00 | — | 1.00 | — | — | 50.00 | ns |
| B17a | CLKOUT to \overline{KR} , \overline{RETRY} , except \overline{TEA} valid (hold time) | 2.00 | — | 2.00 | — | 2.00 | — | — | 50.00 | ns |
| B18 | D[0–31], DP[0–3] valid to CLKOUT rising edge (setup time) ⁷ | 6.00 | — | 6.00 | — | 6.00 | — | — | 50.00 | ns |
| B19 | CLKOUT rising edge to D[0–31], DP[0–3] valid (hold time) ⁷ | 1.00 | — | 1.00 | — | 1.00 | — | — | 50.00 | ns |
| B20 | D[0–31], DP[0–3] valid to CLKOUT falling edge (setup time) ⁸ | 4.00 | — | 4.00 | — | 4.00 | — | — | 50.00 | ns |
| B21 | CLKOUT falling edge to D[0–31], DP[0–3] valid (hold time) ⁸ | 2.00 | — | 2.00 | — | 2.00 | — | — | — | — |

Table 6. Bus Operation Timing ¹ (continued)

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|------|---|--------|-------|--------|-------|--------|-------|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B22 | CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00 | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B22a | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0,1 | — | 8.00 | — | 8.00 | — | 8.00 | — | 50.00 | ns |
| B22b | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B22c | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 | 7.00 | 14.00 | 11.00 | 18.00 | 9.00 | 16.00 | 0.375 | 50.00 | ns |
| B23 | CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0 | 2.00 | 8.00 | 2.00 | 8.00 | 2.00 | 8.00 | — | 50.00 | ns |
| B24 | A[6–31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 0. | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B24a | A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 0 | 8.00 | — | 13.00 | — | 11.00 | — | 0.500 | 50.00 | ns |
| B25 | CLKOUT rising edge to \overline{OE} , WE[0–3] asserted | — | 9.00 | — | 9.00 | — | 9.00 | — | 50.00 | ns |
| B26 | CLKOUT rising edge to \overline{OE} negated | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | — | 50.00 | ns |
| B27 | A[6–31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 | 23.00 | — | 36.00 | — | 29.00 | — | 1.250 | 50.00 | ns |
| B27a | A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 | 28.00 | — | 43.00 | — | 36.00 | — | 1.500 | 50.00 | ns |
| B28 | CLKOUT rising edge to WE[0–3] negated GPCM write access CSNT = 0 | — | 9.00 | — | 9.00 | — | 9.00 | — | 50.00 | ns |
| B28a | CLKOUT falling edge to WE[0–3] negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B28b | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | — | 12.00 | — | 14.00 | — | 13.00 | 0.250 | 50.00 | ns |

Table 6. Bus Operation Timing ¹ (continued)

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default 50 pF) | Unit |
|------|--|--------|-----|--------|-----|--------|-----|-------|--------------------------------|------|
| | | Min | Max | Min | Max | Min | Max | | | |
| B29h | $\overline{WE}[0-3]$ negated to D[0-31], DP[0-3] high-Z GPCM write access TRLX = 0, CSNT = 1, EBDF = 1 | 25.00 | — | 39.00 | — | 31.00 | — | 1.375 | 50.00 | ns |
| B29i | \overline{CS} negated to D[0-31], DP[0-3] high-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 25.00 | — | 39.00 | — | 31.00 | — | 1.375 | 50.00 | ns |
| B30 | \overline{CS} , $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access ⁹ | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B30a | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, \overline{CS} negated to A[6-31] invalid GPCM write access TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | 8.00 | — | 13.00 | — | 11.00 | — | 0.500 | 50.00 | ns |
| B30b | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access, TRLX = 1, CSNT = 1, \overline{CS} negated to A[6-31] Invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | 28.00 | — | 43.00 | — | 36.00 | — | 1.500 | 50.00 | ns |
| B30c | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, \overline{CS} negated to A[6-31] invalid GPCM write access, TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 5.00 | — | 8.00 | — | 6.00 | — | 0.375 | 50.00 | ns |
| B30d | $\overline{WE}[0-3]$ negated to A[6-31] invalid GPCM write access TRLX = 1, CSNT = 1, \overline{CS} negated to A[6-31] invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 | 25.00 | — | 39.00 | — | 31.00 | — | 1.375 | 50.00 | ns |

Figure 13 through Figure 15 provide the timing for the external bus write controlled by various GPCM factors.




Figure 13. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 0)

Figure 19 provides the timing for the synchronous external master access controlled by the GPCM.




Figure 19. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 20 provides the timing for the asynchronous external master memory access controlled by the GPCM.




Figure 20. Asynchronous External Master Memory Access Timing (GPCM Controlled—ACS = 00)

Figure 21 provides the timing for the asynchronous external master control signals negation.




Figure 21. Asynchronous External Master—Control Signals Negation Timing

Table 8 shows the PCMCIA timing for the MPC850.

Table 8. PCMCIA Timing

| Num | Characteristic | 50MHz | | 66MHz | | 80 MHz | | FFACTOR | Unit |
|-----|--|-------|-------|-------|-------|--------|-------|---------|------|
| | | Min | Max | Min | Max | Min | Max | | |
| P44 | A[6–31], $\overline{\text{REG}}$ valid to PCMCIA strobe asserted. ¹ | 13.00 | — | 21.00 | — | 17.00 | — | 0.750 | ns |
| P45 | A[6–31], $\overline{\text{REG}}$ valid to ALE negation. ¹ | 18.00 | — | 28.00 | — | 23.00 | — | 1.000 | ns |
| P46 | CLKOUT to $\overline{\text{REG}}$ valid | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | ns |
| P47 | CLKOUT to $\overline{\text{REG}}$ Invalid. | 6.00 | — | 9.00 | — | 7.00 | — | 0.250 | ns |
| P48 | CLKOUT to $\overline{\text{CE1}}$, $\overline{\text{CE2}}$ asserted. | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | |
| P49 | CLKOUT to $\overline{\text{CE1}}$, $\overline{\text{CE2}}$ negated. | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | ns |
| P50 | CLKOUT to $\overline{\text{PCOE}}$, $\overline{\text{IORD}}$, $\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ assert time. | — | 11.00 | — | 11.00 | — | 11.00 | — | ns |
| P51 | CLKOUT to $\overline{\text{PCOE}}$, $\overline{\text{IORD}}$, $\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ negate time. | 2.00 | 11.00 | 2.00 | 11.00 | 2.00 | 11.00 | — | ns |
| P52 | CLKOUT to ALE assert time | 5.00 | 13.00 | 8.00 | 16.00 | 6.00 | 14.00 | 0.250 | ns |
| P53 | CLKOUT to ALE negate time | — | 13.00 | — | 16.00 | — | 14.00 | 0.250 | ns |
| P54 | $\overline{\text{PCWE}}$, $\overline{\text{IOWR}}$ negated to D[0–31] invalid. ¹ | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | ns |
| P55 | $\overline{\text{WAIT_B}}$ valid to CLKOUT rising edge. ¹ | 8.00 | — | 8.00 | — | 8.00 | — | — | ns |
| P56 | CLKOUT rising edge to $\overline{\text{WAIT_B}}$ invalid. ¹ | 2.00 | — | 2.00 | — | 2.00 | — | — | ns |

¹ PSST = 1. Otherwise add PSST times cycle time.
PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the $\overline{\text{WAIT_B}}$ signal is detected in order to freeze (or relieve) the PCMCIA current cycle. The $\overline{\text{WAIT_B}}$ assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the MPC850 PowerQUICC User's Manual.

Table 9 shows the PCMCIA port timing for the MPC850.

Table 9. PCMCIA Port Timing

| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | Unit |
|-----|--|--------|-------|--------|-------|--------|-------|------|
| | | Min | Max | Min | Max | Min | Max | |
| P57 | CLKOUT to OPx valid | — | 19.00 | — | 19.00 | — | 19.00 | ns |
| P58 | $\overline{\text{HRESET}}$ negated to OPx drive ¹ | 18.00 | — | 26.00 | — | 22.00 | — | ns |
| P59 | IP_Xx valid to CLKOUT rising edge | 5.00 | — | 5.00 | — | 5.00 | — | ns |
| P60 | CLKOUT rising edge to IP_Xx invalid | 1.00 | — | 1.00 | — | 1.00 | — | ns |

¹ OP2 and OP3 only.

Figure 27 provides the PCMCIA output port timing for the MPC850.




Figure 27. PCMCIA Output Port Timing

Figure 28 provides the PCMCIA output port timing for the MPC850.




Figure 28. PCMCIA Input Port Timing




Figure 34. JTAG Test Clock Input Timing




Figure 35. JTAG Test Access Port Timing Diagram




Figure 36. JTAG $\overline{\text{TRST}}$ Timing Diagram




Figure 37. Boundary Scan (JTAG) Timing Diagram

8 CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC850.

8.1 PIO AC Electrical Specifications

Table 13 provides the parallel I/O timings for the MPC850 as shown in Figure 38.

Table 13. Parallel I/O Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|--|-----------------|-----|------|
| | | Min | Max | |
| 29 | Data-in setup time to clock high | 15 | — | ns |
| 30 | Data-in hold time from clock high | 7.5 | — | ns |
| 31 | Clock low to data-out valid (CPU writes data, control, or direction) | — | 25 | ns |

8.3 Baud Rate Generator AC Electrical Specifications

Table 15 provides the baud rate generator timings as shown in Figure 43.

Table 15. Baud Rate Generator Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|-------------------------|-----------------|-------|------|
| | | Min | Max | |
| 50 | BRGO rise and fall time | — | 10.00 | ns |
| 51 | BRGO duty cycle | 40.00 | 60.00 | % |
| 52 | BRGO cycle | 40.00 | — | ns |




Figure 43. Baud Rate Generator Timing Diagram

8.4 Timer AC Electrical Specifications

Table 16 provides the baud rate generator timings as shown in Figure 44.

Table 16. Timer Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|------------------------------|-----------------|-------|------|
| | | Min | Max | |
| 61 | TIN/TGATE rise and fall time | 10.00 | — | ns |
| 62 | TIN/TGATE low time | 1.00 | — | clk |
| 63 | TIN/TGATE high time | 2.00 | — | clk |
| 64 | TIN/TGATE cycle time | 3.00 | — | clk |
| 65 | CLKO high to TOUT valid | 3.00 | 25.00 | ns |




Figure 44. CPM General-Purpose Timers Timing Diagram

8.5 Serial Interface AC Electrical Specifications

Table 17 provides the serial interface timings as shown in Figure 45 to Figure 49.

Table 17. SI Timing

| Num | Characteristic | All Frequencies | | Unit |
|-----|--|-----------------|-------------|------|
| | | Min | Max | |
| 70 | L1RCLK, L1TCLK frequency (DSC = 0) ^{1, 2} | — | SYNCCLK/2.5 | MHz |
| 71 | L1RCLK, L1TCLK width low (DSC = 0) ² | P + 10 | — | ns |
| 71a | L1RCLK, L1TCLK width high (DSC = 0) ³ | P + 10 | — | ns |
| 72 | L1TXD, L1ST _n , L1RQ, L1xCLKO rise/fall time | — | 15.00 | ns |
| 73 | L1RSYNC, L1TSYNC valid to L1xCLK edge Edge (SYNC setup time) | 20.00 | — | ns |
| 74 | L1xCLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time) | 35.00 | — | ns |
| 75 | L1RSYNC, L1TSYNC rise/fall time | — | 15.00 | ns |
| 76 | L1RXD valid to L1xCLK edge (L1RXD setup time) | 17.00 | — | ns |
| 77 | L1xCLK edge to L1RXD invalid (L1RXD hold time) | 13.00 | — | ns |
| 78 | L1xCLK edge to L1ST _n valid ⁴ | 10.00 | 45.00 | ns |
| 78A | L1SYNC valid to L1ST _n valid | 10.00 | 45.00 | ns |
| 79 | L1xCLK edge to L1ST _n invalid | 10.00 | 45.00 | ns |
| 80 | L1xCLK edge to L1TXD valid | 10.00 | 55.00 | ns |
| 80A | L1TSYNC valid to L1TXD valid ⁴ | 10.00 | 55.00 | ns |
| 81 | L1xCLK edge to L1TXD high impedance | 0.00 | 42.00 | ns |

Table 17. SI Timing (continued)

| Num | Characteristic | All Frequencies | | Unit |
|-----|--|-----------------|--------------------|--------|
| | | Min | Max | |
| 82 | L1RCLK, L1TCLK frequency (DSC = 1) | — | 16.00 or SYNCCLK/2 | MHz |
| 83 | L1RCLK, L1TCLK width low (DSC = 1) | P + 10 | — | ns |
| 83A | L1RCLK, L1TCLK width high (DSC = 1) ³ | P + 10 | — | ns |
| 84 | L1CLK edge to L1CLKO valid (DSC = 1) | — | 30.00 | ns |
| 85 | L1RQ valid before falling edge of L1TSYNC ⁴ | 1.00 | — | L1TCLK |
| 86 | L1GR setup time ² | 42.00 | — | ns |
| 87 | L1GR hold time | 42.00 | — | ns |
| 88 | L1xCLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0) | — | 0.00 | ns |

¹ The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

² These specs are valid for IDL mode only.

³ Where P = 1/CLKOUT. Thus for a 25-MHz CLK01 rate, P = 40 ns.

⁴ These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever is later.




Figure 45. SI Receive Timing Diagram with Normal Clocking (DSC = 0)




Figure 46. SI Receive Timing with Double-Speed Clocking (DSC = 1)




Figure 59. SPI Slave (CP = 0) Timing Diagram

How to Reach Us:

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005.