



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	50MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 95°C (TA)
Security Features	-
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc850dslczq50bu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Num	Characteristic	50 MHz		66 MHz		80 MHz		FFACT	Cap Load	l lmit
NUM	Characteristic	Min	Max	Min	Мах	Min	Max	FFACI	50 pF)	Unit
B22	CLKOUT rising edge to \overline{CS} asserted GPCM ACS = 00	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B22a	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0,1	—	8.00	—	8.00	—	8.00	—	50.00	ns
B22b	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B22c	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1	7.00	14.00	11.00	18.00	9.00	16.00	0.375	50.00	ns
B23	CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0	2.00	8.00	2.00	8.00	2.00	8.00	_	50.00	ns
B24	A[6-31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 0.	3.00	—	6.00	—	4.00	—	0.250	50.00	ns
B24a	A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 0	8.00	_	13.00	_	11.00	_	0.500	50.00	ns
B25	CLKOUT rising edge to \overline{OE} , WE[0-3] asserted	—	9.00	—	9.00	_	9.00	—	50.00	ns
B26	CLKOUT rising edge to OE negated	2.00	9.00	2.00	9.00	2.00	9.00	—	50.00	ns
B27	A[6-31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 1	23.00	_	36.00	—	29.00	_	1.250	50.00	ns
B27a	A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 1	28.00	—	43.00	—	36.00	_	1.500	50.00	ns
B28	CLKOUT rising edge to WE[0–3] negated GPCM write access CSNT = 0	—	9.00	_	9.00	—	9.00	—	50.00	ns
B28a	$\frac{CLKOUT}{WE[0-3]}$ negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0	5.00	12.00	8.00	14.00	6.00	13.00	0.250	50.00	ns
B28b	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0	_	12.00		14.00		13.00	0.250	50.00	ns

Table 6.	Bus O	peration	Timing	1	(continued)
----------	-------	----------	--------	---	-------------



Niumo	Characteristic	50 MHz		66 MHz		80	MHz	FFACT	Cap Load	l lm it
NUM	Characteristic	Min	Max	Min	Max	Min	Max	FFACI	50 pF)	Omit
B33a	CLKOUT rising edge to GPL valid - as requested by control bit GxT3 in the corresponding word in the UPM	5.00	12.00	8.00	14.00	6.00	13.00	0.250	50.00	ns
B34	A[6–31] and D[0–31] to CS valid - as requested by control bit CST4 in the corresponding word in the UPM	3.00	_	6.00	_	4.00	_	0.250	50.00	ns
B34a	A[6–31] and D[0–31] to CS valid - as requested by control bit CST1 in the corresponding word in the UPM	8.00	_	13.00	_	11.00	_	0.500	50.00	ns
B34b	A[6–31] and D[0–31] to CS valid - as requested by CST2 in the corresponding word in UPM	13.00	—	21.00	—	17.00		0.750	50.00	ns
B35	A[6-31] to \overline{CS} valid - as requested by control bit BST4 in the corresponding word in UPM	3.00	—	6.00	—	4.00		0.250	50.00	ns
B35a	A[6–31] and D[0–31] to BS valid - as requested by BST1 in the corresponding word in the UPM	8.00	_	13.00	—	11.00		0.500	50.00	ns
B35b	A[6–31] and D[0–31] to BS valid - as requested by control bit BST2 in the corresponding word in the UPM	13.00	_	21.00	_	17.00	_	0.750	50.00	ns
B36	A[6–31] and D[0–31] to GPL valid - as requested by control bit GxT4 in the corresponding word in the UPM	3.00	_	6.00	_	4.00	_	0.250	50.00	ns
B37	UPWAIT valid to CLKOUT falling edge 10	6.00	_	6.00	_	6.00	_	_	50.00	ns
B38	CLKOUT falling edge to UPWAIT valid ¹⁰	1.00	—	1.00	—	1.00	—	—	50.00	ns
B39	AS valid to CLKOUT rising edge	7.00	—	7.00	—	7.00	—	_	50.00	ns
B40	A[6-31], TSIZ[0-1], RD/WR, BURST, valid to CLKOUT rising edge.	7.00	—	7.00	—	7.00	—	—	50.00	ns
B41	TS valid to CLKOUT rising edge (setup time)	7.00		7.00		7.00	-	_	50.00	ns



Num	Characteristic	50 MHz		66 MHz		80 MHz		FFACT	Cap Load	Unit
	Characteristic	Min	Max	Min	Мах	Min	Мах		50 pF)	onic
B42	CLKOUT rising edge to \overline{TS} valid (hold time)	2.00	—	2.00	—	2.00	—	—	50.00	ns
B43	AS negation to memory controller signals negation	—	TBD	—	TBD	TBD	—	—	50.00	ns

 Table 6. Bus Operation Timing ¹ (continued)

The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the part. The following equations should be used in these calculations.

For a frequency F, the following equations should be applied to each one of the above parameters: For minima:

$$D = \frac{FFACTOR \times 1000}{F} + (D_{50} - 20 \times FFACTOR)$$

For maxima:

$$D = \frac{FFACTOR \times 1000}{F} + \frac{(D_{50} - 20 \times FFACTOR)}{F} + \frac{1ns(CAP \text{ LOAD} - 50) / 10}{F}$$

where:

D is the parameter value to the frequency required in ns

F is the operation frequency in MHz

D₅₀ is the parameter value defined for 50 MHz

CAP LOAD is the capacitance load on the signal in question.

FFACTOR is the one defined for each of the parameters in the table.

- ² Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
- ³ If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.
- ⁴ The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
- ⁵ The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and not when the memory controller or the PCMCIA interface drives them).
- ⁶ The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
- ⁷ The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- ⁸ The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
- ⁹ The timing B30 refers to \overline{CS} when ACS = '00' and to $\overline{WE[0:3]}$ when CSNT = '0'.
- ¹⁰ The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals.
- ¹¹ The $\overline{\text{AS}}$ signal is considered asynchronous to CLKOUT.





Figure 10. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)



Figure 11. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)







Figure 15. External Bus Write Timing (GPCM Controlled—TRLX = 1, CSNT = 1)





Figure 19 provides the timing for the synchronous external master access controlled by the GPCM.

Figure 19. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 20 provides the timing for the asynchronous external master memory access controlled by the GPCM.





Figure 21 provides the timing for the asynchronous external master control signals negation.



Figure 21. Asynchronous External Master—Control Signals Negation Timing



Table 8 shows the PCMCIA timing for the MPC850.

Table 8. PCMCIA Timing

Num	Charactariatia	50N	/IHz	66N	/IHz	80 MHz		FEACTOR	Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	FREIGH	Unit
P44	A[6–31], REG valid to PCMCIA strobe asserted. ¹	13.00		21.00	—	17.00		0.750	ns
P45	A[6–31], REG valid to ALE negation. ¹	18.00	_	28.00	—	23.00	_	1.000	ns
P46	CLKOUT to REG valid	5.00	13.00	8.00	16.00	6.00	14.00	0.250	ns
P47	CLKOUT to REG Invalid.	6.00	_	9.00	—	7.00	_	0.250	ns
P48	CLKOUT to $\overline{CE1}$, $\overline{CE2}$ asserted.	5.00	13.00	8.00	16.00	6.00	14.00	0.250	
P49	CLKOUT to $\overline{CE1}$, $\overline{CE2}$ negated.	5.00	13.00	8.00	16.00	6.00	14.00	0.250	ns
P50	CLKOUT to PCOE, IORD, PCWE, IOWR assert time.	_	11.00	_	11.00	_	11.00	—	ns
P51	CLKOUT to PCOE, IORD, PCWE, IOWR negate time.	2.00	11.00	2.00	11.00	2.00	11.00	—	ns
P52	CLKOUT to ALE assert time	5.00	13.00	8.00	16.00	6.00	14.00	0.250	ns
P53	CLKOUT to ALE negate time	_	13.00		16.00	_	14.00	0.250	ns
P54	PCWE, IOWR negated to D[0–31] invalid. ¹	3.00	_	6.00	_	4.00	_	0.250	ns
P55	WAIT_B valid to CLKOUT rising edge.1	8.00	_	8.00	_	8.00	_	—	ns
P56	CLKOUT rising edge to WAIT_B invalid. ¹	2.00	—	2.00	—	2.00	—	_	ns

¹ PSST = 1. Otherwise add PSST times cycle time.

PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the WAIT_B signal is detected in order to freeze (or relieve) the PCMCIA current cycle. The WAIT_B assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the MPC850 PowerQUICC User's Manual.



Figure 25 provides the PCMCIA access cycle timing for the external bus write.



Figure 25. PCMCIA Access Cycles Timing External Bus Write

Figure 26 provides the PCMCIA WAIT signals detection timing.



Figure 26. PCMCIA WAIT Signal Detection Timing



Table 10 shows the debug port timing for the MPC850.

Num	Characteristic	50 I	MHz	66 MHz		80 MHz		Unit
Nulli	Characteristic	Min	Max	Min	Max	Min	Max	Unit
D61	DSCK cycle time	60.00	—	91.00	—	75.00	—	ns
D62	DSCK clock pulse width	25.00	—	38.00	—	31.00	—	ns
D63	DSCK rise and fall times	0.00	3.00	0.00	3.00	0.00	3.00	ns
D64	DSDI input data setup time	8.00	—	8.00	—	8.00	—	ns
D65	DSDI data hold time	5.00	—	5.00	—	5.00	—	ns
D66	DSCK low to DSDO data valid	0.00	15.00	0.00	15.00	0.00	15.00	ns
D67	DSCK low to DSDO invalid	0.00	2.00	0.00	2.00	0.00	2.00	ns

Table 10. Debug Port Timing

Figure 29 provides the input timing for the debug port clock.



Figure 29. Debug Port Clock Input Timing

Figure 30 provides the timing for the debug port.



Figure 30. Debug Port Timings



CPM Electrical Characteristics



Figure 38. Parallel I/O Data-In/Data-Out Timing Diagram

8.2 IDMA Controller AC Electrical Specifications

Table 14 provides the IDMA controller timings as shown in Figure 39 to Figure 42.

Num	Characteristic	All Free	Unit	
Num	Characteristic	Min	Мах	Onit
40	DREQ setup time to clock high	7.00	_	ns
41	DREQ hold time from clock high	3.00	_	ns
42	SDACK assertion delay from clock high	_	12.00	ns
43	SDACK negation delay from clock low	_	12.00	ns
44	SDACK negation delay from TA low	_	20.00	ns
45	SDACK negation delay from clock high		15.00	ns
46	\overline{TA} assertion to falling edge of the clock setup time (applies to external \overline{TA})	7.00	_	ns

Table 14. IDMA Controller Timing



Figure 39. IDMA External Requests Timing Diagram



8.3 Baud Rate Generator AC Electrical Specifications

Table 15 provides the baud rate generator timings as shown in Figure 43.

Table 15. Baud Rate Generator Timing

	Num	Characteristic	All Frequ	Unit	
		Characteristic	Min	Мах	Unit
	50	BRGO rise and fall time	_	10.00	ns
	51	BRGO duty cycle	40.00	60.00	%
	52	BRGO cycle	40.00	—	ns



Figure 43. Baud Rate Generator Timing Diagram

8.4 Timer AC Electrical Specifications

Table 16 provides the baud rate generator timings as shown in Figure 44.

Num	Characteristic	All Frequ	Unit	
	Characteristic	Min	Мах	Unit
61	TIN/TGATE rise and fall time	10.00	_	ns
62	TIN/TGATE low time	1.00	_	clk
63	TIN/TGATE high time	2.00	—	clk
64	TIN/TGATE cycle time	3.00	_	clk
65	CLKO high to TOUT valid	3.00	25.00	ns

Table 16. Timer Timing



CPM Electrical Characteristics



Figure 44. CPM General-Purpose Timers Timing Diagram

8.5 Serial Interface AC Electrical Specifications

Table 17 provides the serial interface timings as shown in Figure 45 to Figure 49.

Num	Characteristic	All Free	Unit	
Nulli	Characteristic	Min	Мах	Unit
70	L1RCLK, L1TCLK frequency (DSC = 0) ^{1, 2}	—	SYNCCLK/2. 5	MHz
71	L1RCLK, L1TCLK width low (DSC = 0) 2	P + 10	—	ns
71a	L1RCLK, L1TCLK width high (DSC = 0) 3	P + 10	—	ns
72	L1TXD, L1ST <i>n</i> , L1RQ, L1xCLKO rise/fall time	—	15.00	ns
73	L1RSYNC, L1TSYNC valid to L1xCLK edge Edge (SYNC setup time)	20.00	_	ns
74	L1xCLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)	35.00	_	ns
75	L1RSYNC, L1TSYNC rise/fall time	—	15.00	ns
76	L1RXD valid to L1xCLK edge (L1RXD setup time)	17.00	—	ns
77	L1xCLK edge to L1RXD invalid (L1RXD hold time)	13.00	—	ns
78	L1xCLK edge to L1ST <i>n</i> valid ⁴	10.00	45.00	ns
78A	L1SYNC valid to L1ST <i>n</i> valid	10.00	45.00	ns
79	L1xCLK edge to L1ST <i>n</i> invalid	10.00	45.00	ns
80	L1xCLK edge to L1TXD valid	10.00	55.00	ns
80A	L1TSYNC valid to L1TXD valid ⁴	10.00	55.00	ns
81	L1xCLK edge to L1TXD high impedance	0.00	42.00	ns

Table 17. SI Timing



Num	Characteristic	All Frequencies		Unit
		Min	Max	Onit
134	TENA inactive delay (from TCLKx rising edge)	10.00	50.00	ns
138	CLKOUT low to SDACK asserted ²	—	20.00	ns
139	CLKOUT low to SDACK negated ²	—	20.00	ns

Table 20. Ethernet Timing (continued)

¹ The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater or equal to 2/1.

² SDACK is asserted whenever the SDMA writes the incoming frame destination address into memory.



Figure 53. Ethernet Collision Timing Diagram



Figure 54. Ethernet Receive Timing Diagram



CPM Electrical Characteristics



Figure 55. Ethernet Transmit Timing Diagram

8.8 SMC Transparent AC Electrical Specifications

Figure 21 provides the SMC transparent timings as shown in Figure 56.

Num	Characteristic	All Frequencies		Unit
		Min	Max	Unit
150	SMCLKx clock period ¹	100.00	—	ns
151	SMCLKx width low	50.00	—	ns
151a	SMCLKx width high	50.00	—	ns
152	SMCLKx rise/fall time	_	15.00	ns
153	SMTXDx active delay (from SMCLKx falling edge)	10.00	50.00	ns
154	SMRXDx/SMSYNx setup time	20.00	—	ns
155	SMRXDx/SMSYNx hold time	5.00	—	ns

Table 21.	Serial	Management	Controller	Timing
-----------	--------	------------	------------	--------

¹ The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.





8.10 SPI Slave AC Electrical Specifications

Table 23 provides the SPI slave timings as shown in Figure 59 and Figure 60.

Table 23. SPI Slave Timing

Num	Characteristic	All Frequencies		Unit
num	Characteristic	Min	Max	Unit
170	Slave cycle time	2	_	t _{cyc}
171	Slave enable lead time		—	ns
172	Slave enable lag time	15.00	—	ns
173	Slave clock (SPICLK) high or low time	1	—	t _{cyc}
174	Slave sequential transfer delay (does not require deselect)	1	—	t _{cyc}
175	Slave data setup time (inputs)	20.00	—	ns
176	Slave data hold time (inputs)	20.00	—	ns
177	Slave access time	—	50.00	ns
178	Slave SPI MISO disable time	—	50.00	ns
179	Slave data valid (after SPICLK edge)	—	50.00	ns
180	Slave data hold time (outputs)	0.00	_	ns
181	Rise time (input)	—	15.00	ns
182	Fall time (input)		15.00	ns



Mechanical Data and Ordering Information

customers that are currently using the non-JEDEC pin numbering scheme, two sets of pinouts, JEDEC and non-JEDEC, are presented in this document.

Figure 62 shows the non-JEDEC pinout of the PBGA package as viewed from the top surface.



Figure 62. Pin Assignments for the PBGA (Top View)—non-JEDEC Standard



Figure 63 shows the JEDEC pinout of the PBGA package as viewed from the top surface.



For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.



Document Revision History

10 Document Revision History

Table 28 lists significant changes between revisions of this document.

Table 28. Document Revision History

Revision	Date	Change
2	7/2005	Added footnote 3 to Table 5 (previously Table 4.5) and deleted IOL limit.
1	10/2002	Added MPC850DSL. Corrected Figure 25 on page 34.
0.2	04/2002	Updated power numbers and added Rev. C
0.1	11/2001	Removed reference to 5 Volt tolerance capability on peripheral interface pins. Replaced SI and IDL timing diagrams with better images. Updated to new template, added this revision table.



Document Revision History

THIS PAGE INTENTIONALLY LEFT BLANK



Document Revision History

THIS PAGE INTENTIONALLY LEFT BLANK