E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	66MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	-
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc850zq66bu

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features

- 2-Kbyte instruction cache and 1-Kbyte data cache (Harvard architecture)
 - Caches are two-way, set-associative
 - Physically addressed
 - Cache blocks can be updated with a 4-word line burst
 - Least-recently used (LRU) replacement algorithm
 - Lockable one-line granularity
- Memory management units (MMUs) with 8-entry translation lookaside buffers (TLBs) and fully-associative instruction and data TLBs
- MMUs support multiple page sizes of 4 Kbytes, 16 Kbytes, 256 Kbytes, 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and eight protection groups
- Advanced on-chip emulation debug mode
- Data bus dynamic bus sizing for 8, 16, and 32-bit buses
 - Supports traditional 68000 big-endian, traditional x86 little-endian and modified little-endian memory systems
 - Twenty-six external address lines
- Completely static design (0–80 MHz operation)
- System integration unit (SIU)
 - Hardware bus monitor
 - Spurious interrupt monitor
 - Software watchdog
 - Periodic interrupt timer
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
 - Reset controller
 - IEEE 1149.1 test access port (JTAG)
- Memory controller (eight banks)
 - Glueless interface to DRAM single in-line memory modules (SIMMs), synchronous DRAM (SDRAM), static random-access memory (SRAM), electrically programmable read-only memory (EPROM), flash EPROM, etc.
 - Memory controller programmable to support most size and speed memory interfaces
 - Boot chip-select available at reset (options for 8, 16, or 32-bit memory)
 - Variable block sizes, 32 Kbytes to 256 Mbytes
 - Selectable write protection
 - On-chip bus arbiter supports one external bus master
 - Special features for burst mode support
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers






- Interrupt can be masked on reference match and event capture
- Interrupts
 - Eight external interrupt request (IRQ) lines
 - Twelve port pins with interrupt capability
 - Fifteen internal interrupt sources
 - Programmable priority among SCCs and USB
 - Programmable highest-priority request
- Single socket PCMCIA-ATA interface
 - Master (socket) interface, release 2.1 compliant
 - Single PCMCIA socket
 - Supports eight memory or I/O windows
- Communications processor module (CPM)
 - 32-bit, Harvard architecture, scalar RISC communications processor (CP)
 - Protocol-specific command sets (for example, GRACEFUL STOP TRANSMIT stops transmission after the current frame is finished or immediately if no frame is being sent and CLOSE RXBD closes the receive buffer descriptor)
 - Supports continuous mode transmission and reception on all serial channels
 - Up to 8 Kbytes of dual-port RAM
 - Twenty serial DMA (SDMA) channels for the serial controllers, including eight for the four USB endpoints
 - Three parallel I/O registers with open-drain capability
- Four independent baud-rate generators (BRGs)
 - Can be connected to any SCC, SMC, or USB
 - Allow changes during operation
 - Autobaud support option
- Two SCCs (serial communications controllers)
 - Ethernet/IEEE 802.3, supporting full 10-Mbps operation
 - HDLC/SDLCTM (all channels supported at 2 Mbps)
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Asynchronous HDLC to support PPP (point-to-point protocol)
 - AppleTalk[®]
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Serial infrared (IrDA)
 - Totally transparent (bit streams)
 - Totally transparent (frame based with optional cyclic redundancy check (CRC))



Features

- QUICC multichannel controller (QMC) microcode features
 - Up to 64 independent communication channels on a single SCC
 - Arbitrary mapping of 0–31 channels to any of 0–31 TDM time slots
 - Supports either transparent or HDLC protocols for each channel
 - Independent TxBDs/Rx and event/interrupt reporting for each channel
- One universal serial bus controller (USB)
 - Supports host controller and slave modes at 1.5 Mbps and 12 Mbps
- Two serial management controllers (SMCs)
 - UART
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division-multiplexed (TDM) channel
- One serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multimaster operation on the same bus
- One I²C[®] (interprocessor-integrated circuit) port
 - Supports master and slave modes
 - Supports multimaster environment
- Time slot assigner
 - Allows SCCs and SMCs to run in multiplexed operation
 - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user-defined
 - 1- or 8-bit resolution
 - Allows independent transmit and receive routing, frame syncs, clocking
 - Allows dynamic changes
 - Can be internally connected to four serial channels (two SCCs and two SMCs)
- Low-power support
 - Full high: all units fully powered at high clock frequency
 - Full low: all units fully powered at low clock frequency
 - Doze: core functional units disabled except time base, decrementer, PLL, memory controller, real-time clock, and CPM in low-power standby
 - Sleep: all units disabled except real-time clock and periodic interrupt timer. PLL is active for fast wake-up
 - Deep sleep: all units disabled including PLL, except the real-time clock and periodic interrupt timer
 - Low-power stop: to provide lower power dissipation





- Separate power supply input to operate internal logic at 2.2 V when operating at or below 25 MHz
- Can be dynamically shifted between high frequency (3.3 V internal) and low frequency (2.2 V internal) operation
- Debug interface

(GND = 0V)

- Eight comparators: four operate on instruction address, two operate on data address, and two
 operate on data
- The MPC850 can compare using the =, \neq , <, and > conditions to generate watchpoints
- Each watchpoint can generate a breakpoint internally
- 3.3-V operation with 5-V TTL compatibility on all general purpose I/O pins.

3 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC850. Table 2 provides the maximum ratings.

Rating	Symbol	Value	Unit
Supply voltage	VDDH	-0.3 to 4.0	V
	VDDL	-0.3 to 4.0	V
	KAPWR	-0.3 to 4.0	V
	VDDSYN	-0.3 to 4.0	V
Input voltage ¹	V _{in}	GND-0.3 to VDDH + 2.5 V	V
Junction temperature ²	Тј	0 to 95 (standard) -40 to 95 (extended)	°C
Storage temperature range	T _{stg}	-55 to +150	°C

Table 2. Maximum Ra

¹ Functional operating conditions are provided with the DC electrical specifications in Table 5. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device. CAUTION: All inputs that tolerate 5 V cannot be more than 2.5 V greater than the supply voltage. This restriction

applies to power-up and normal operation (that is, if the MPC850 is unpowered, voltage greater than 2.5 V must not be applied to its inputs).

² The MPC850, a high-frequency device in a BGA package, does not provide a guaranteed maximum ambient temperature. Only maximum junction temperature is guaranteed. It is the responsibility of the user to consider power dissipation and thermal management. Junction temperature ratings are the same regardless of frequency rating of the device.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}). Table 3 provides the package thermal characteristics for the MPC850.

NP

Table 6.	Bus	Operation	Timing	1
----------	-----	-----------	--------	---

	Ohanna i ii	50 MHz		66 MHz		80 MHz			Cap Load	
Num	Characteristic	Min	Max	Min	Max	Min	Max	FFACT	(default 50 pF)	Unit
B1	CLKOUT period	20	_	30.30	_	25	_	_		ns
B1a	EXTCLK to CLKOUT phase skew (EXTCLK > 15 MHz and MF <= 2)	-0.90	0.90	-0.90	0.90	-0.90	0.90	_	50.00	ns
B1b	EXTCLK to CLKOUT phase skew (EXTCLK > 10 MHz and MF < 10)	-2.30	2.30	-2.30	2.30	-2.30	2.30	—	50.00	ns
B1c	CLKOUT phase jitter (EXTCLK > 15 MHz and MF <= 2) 2	-0.60	0.60	-0.60	0.60	-0.60	0.60	_	50.00	ns
B1d	CLKOUT phase jitter ²	-2.00	2.00	-2.00	2.00	-2.00	2.00	—	50.00	ns
B1e	CLKOUT frequency jitter (MF < 10) ²	—	0.50	—	0.50	_	0.50	_	50.00	%
B1f	CLKOUT frequency jitter (10 < MF < 500) 2	—	2.00	—	2.00	_	2.00	—	50.00	%
B1g	CLKOUT frequency jitter (MF > 500) ²	—	3.00	_	3.00	_	3.00	_	50.00	%
B1h	Frequency jitter on EXTCLK ³	—	0.50	—	0.50	—	0.50	—	50.00	%
B2	CLKOUT pulse width low	8.00		12.12	—	10.00		—	50.00	ns
B3	CLKOUT width high	8.00	_	12.12	—	10.00	_	—	50.00	ns
B4	CLKOUT rise time	—	4.00	—	4.00	—	4.00	—	50.00	ns
B5	CLKOUT fall time	_	4.00	_	4.00	—	4.00	—	50.00	ns
B7	CLKOUT to A[6–31], RD/WR, BURST, D[0–31], DP[0–3] invalid	5.00	—	7.58	—	6.25	_	0.250	50.00	ns
B7a	CLKOUT to TSIZ[0–1], REG, RSV, AT[0–3], BDIP, PTR invalid	5.00		7.58	_	6.25	_	0.250	50.00	ns
B7b	CLKOUT to BR, BG, FRZ, VFLS[0–1], VF[0–2] IWP[0–2], LWP[0–1], STS invalid ⁴	5.00		7.58	_	6.25	_	0.250	50.00	ns
B8	CLKOUT to A[6–31], RD/WR, BURST, D[0–31], DP[0–3] valid	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B8a	CLKOUT to TSIZ[0-1], REG, RSV, AT[0-3] BDIP, PTR valid	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B8b	CLKOUT to BR, BG, VFLS[0–1], VF[0–2], IWP[0–2], FRZ, LWP[0–1], STS valid ⁴	5.00	11.74	7.58	14.33	6.25	13.00	0.250	50.00	ns



		50	MHz	66	MHz	80	MHz		Cap Load	
Num	Characteristic					Min		FFACT	(default	Unit
B22	CLKOUT rising edge to \overline{CS}	Min 5.00	Max 11.75	Min 7.58	Max 14.33	6.25	Max 13.00	0.250	50 pF) 50.00	ns
.	asserted GPCM ACS = 00						0.00		50.00	
B22a	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0,1	_	8.00	_	8.00		8.00	_	50.00	ns
B22b	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B22c	CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1	7.00	14.00	11.00	18.00	9.00	16.00	0.375	50.00	ns
B23	CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0	2.00	8.00	2.00	8.00	2.00	8.00		50.00	ns
B24	A[6-31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 0.	3.00	—	6.00	—	4.00	—	0.250	50.00	ns
B24a	A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 0	8.00	—	13.00	_	11.00	—	0.500	50.00	ns
B25	$\frac{CLKOUT}{WE[0-3]} \text{ asserted}$	—	9.00	_	9.00	—	9.00	—	50.00	ns
B26	CLKOUT rising edge to \overline{OE} negated	2.00	9.00	2.00	9.00	2.00	9.00	—	50.00	ns
B27	A[6–31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 1	23.00	—	36.00	—	29.00	—	1.250	50.00	ns
B27a	A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 1	28.00	—	43.00	—	36.00	—	1.500	50.00	ns
B28	CLKOUT rising edge to WE[0–3] negated GPCM write access CSNT = 0	—	9.00	—	9.00	—	9.00	—	50.00	ns
B28a	CLKOUT falling edge to WE[0–3] negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0	5.00	12.00	8.00	14.00	6.00	13.00	0.250	50.00	ns
B28b	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0	_	12.00		14.00	_	13.00	0.250	50.00	ns

Table 6. Bus Operation Timing	1	(continued)
-------------------------------	---	-------------



Bus Signal Timing




Figure 14. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 1)



Bus Signal Timing

Figure 16 provides the timing for the external bus controlled by the UPM.




Figure 16. External Bus Timing (UPM Controlled Signals)






Figure 24 provides the PCMCIA access cycle timing for the external bus read.

Figure 24. PCMCIA Access Cycles Timing External Bus Read




Table 11 shows the reset timing for the MPC850.

Table 11. Reset Timing

Num	Characteristic	50 I	ЛНz	66MHz		80 MHz		FFACTOR	Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	FRETOR	Jint
R69	CLKOUT to HRESET high impedance	—	20.00	_	20.00	—	20.00		ns
R70	CLKOUT to SRESET high impedance	—	20.00	—	20.00	—	20.00	—	ns
R71	RSTCONF pulse width	340.00		515.00	_	425.00	_	17.000	ns
R72		—		—	_	—	_	—	
R73	Configuration data to HRESET rising edge set up time	350.00	_	505.00	_	425.00		15.000	ns
R74	Configuration data to RSTCONF rising edge set up time	350.00	_	350.00	_	350.00		—	ns
R75	Configuration data hold time after RSTCONF negation	0.00		0.00	—	0.00		—	ns
R76	Configuration data hold time after HRESET negation	0.00		0.00	_	0.00		—	ns
R77	HRESET and RSTCONF asserted to data out drive	—	25.00	_	25.00	—	25.00	—	ns
R78	RSTCONF negated to data out high impedance.	_	25.00	_	25.00	_	25.00	—	ns
R79	CLKOUT of last rising edge before chip tristates HRESET to data out high impedance.	_	25.00	_	25.00	_	25.00	_	ns
R80	DSDI, DSCK set up	60.00		90.00	—	75.00		3.000	ns
R81	DSDI, DSCK hold time	0.00	_	0.00	—	0.00	_	—	ns
R82	SRESET negated to CLKOUT rising edge for DSDI and DSCK sample	160.00		242.00	—	200.00	_	8.000	ns








Figure 33. Reset Timing—Debug Port Configuration

7 IEEE 1149.1 Electrical Specifications

Table 12 provides the JTAG timings for the MPC850 as shown in Figure 34 to Figure 37.

Table 12. JTAG Timing

Num	Characteristic	50 I	MHz	66N	ЛНz	80 N	Unit	
num	Characteristic	Min	Max	Min	Max	Min	Max	Unit
J82	TCK cycle time	100.00	_	100.00	_	100.00	_	ns
J83	TCK clock pulse width measured at 1.5 V	40.00		40.00		40.00		ns
J84	TCK rise and fall times	0.00	10.00	0.00	10.00	0.00	10.00	ns
J85	TMS, TDI data setup time	5.00		5.00		5.00		ns
J86	TMS, TDI data hold time	25.00		25.00		25.00		ns
J87	TCK low to TDO data valid	—	27.00	—	27.00	—	27.00	ns
J88	TCK low to TDO data invalid	0.00		0.00		0.00		ns
J89	TCK low to TDO high impedance	—	20.00	—	20.00	—	20.00	ns
J90	TRST assert time	100.00		100.00		100.00		ns
J91	TRST setup time to TCK low	40.00		40.00		40.00		ns
J92	TCK falling edge to output valid	_	50.00	—	50.00	—	50.00	ns
J93	TCK falling edge to output valid out of high impedance	_	50.00	_	50.00	_	50.00	ns
J94	TCK falling edge to output high impedance	_	50.00	_	50.00	—	50.00	ns
J95	Boundary scan input valid to TCK rising edge	50.00	_	50.00	_	50.00	_	ns
J96	TCK rising edge to boundary scan input invalid	50.00	_	50.00	_	50.00	_	ns



CPM Electrical Characteristics




Figure 38. Parallel I/O Data-In/Data-Out Timing Diagram

8.2 IDMA Controller AC Electrical Specifications

Table 14 provides the IDMA controller timings as shown in Figure 39 to Figure 42.

Num	Characteristic	All Fred	All Frequencies		
Num	Characteristic	Min	Max	Unit	
40	DREQ setup time to clock high	7.00	_	ns	
41	DREQ hold time from clock high	3.00	_	ns	
42	SDACK assertion delay from clock high	_	12.00	ns	
43	SDACK negation delay from clock low	_	12.00	ns	
44	SDACK negation delay from TA low	_	20.00	ns	
45	SDACK negation delay from clock high	_	15.00	ns	
46	\overline{TA} assertion to falling edge of the clock setup time (applies to external \overline{TA})	7.00		ns	

Table 14. IDMA Controller Timing




Figure 39. IDMA External Requests Timing Diagram






Figure 40. SDACK Timing Diagram—Peripheral Write, TA Sampled Low at the Falling Edge of the Clock



CPM Electrical Characteristics





Figure 41. SDACK Timing Diagram—Peripheral Write, TA Sampled High at the Falling Edge of the Clock







CPM Electrical Characteristics




Figure 52. HDLC Bus Timing Diagram

8.7 Ethernet Electrical Specifications

Table 20 provides the Ethernet timings as shown in Figure 53 to Figure 55.

Num	Characteristic	All Frequencies		Unit
		Min	Max	Unit
120	CLSN width high	40.00	_	ns
121	RCLKx rise/fall time (x = 2, 3 for all specs in this table)		15.00	ns
122	RCLKx width low			ns
123	RCLKx clock period ¹	80.00	120.00	ns
124	RXDx setup time	20.00		ns
125	RXDx hold time	5.00		ns
126	RENA active delay (from RCLKx rising edge of the last data bit)	10.00	_	ns
127	RENA width low	100.00	_	ns
128	TCLKx rise/fall time	—	15.00	ns
129	TCLKx width low	40.00		ns
130	TCLKx clock period ¹	99.00	101.00	ns
131	TXDx active delay (from TCLKx rising edge)	10.00	50.00	ns
132	TXDx inactive delay (from TCLKx rising edge)	10.00	50.00	ns
133	TENA active delay (from TCLKx rising edge)	10.00	50.00	ns



Mechanical Data and Ordering Information

customers that are currently using the non-JEDEC pin numbering scheme, two sets of pinouts, JEDEC and non-JEDEC, are presented in this document.

Figure 62 shows the non-JEDEC pinout of the PBGA package as viewed from the top surface.




Figure 62. Pin Assignments for the PBGA (Top View)—non-JEDEC Standard

Mechanical Data and Ordering Information

Figure 64 shows the non-JEDEC package dimensions of the PBGA.





Figure 64. Package Dimensions for the Plastic Ball Grid Array (PBGA)-non-JEDEC Standard



Figure 65 shows the JEDEC package dimensions of the PBGA.



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. DIMENSIONS IN MILLIMETERS.
- DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 4. PRIMARY DATUM C AND THE SEATING PLANE ARE

	MILLIMETERS		
DIM	MIN	MAX	
Α	1.91	2.35	
A1	0.50	0.70	
A2	1.12	1.22	
A3	0.29	0.43	
b	0.60	0.90	
D	23.00 BSC 19.05 REF		
D1			
D2	19.00	20.00	
Е	23.00 BSC 19.05 REF		
E1			
E2	19.00	20.00	
е	1.27 BSC		

CASE 1130-01 ISSUE B

Figure 65. Package Dimensions for the Plastic Ball Grid Array (PBGA)—JEDEC Standard



Document Revision History

10 Document Revision History

Table 28 lists significant changes between revisions of this document.

Table 28. Document Revision History

Revision	Date	Change
2	7/2005	Added footnote 3 to Table 5 (previously Table 4.5) and deleted IOL limit.
1	10/2002	Added MPC850DSL. Corrected Figure 25 on page 34.
0.2	04/2002	Updated power numbers and added Rev. C
0.1	11/2001	Removed reference to 5 Volt tolerance capability on peripheral interface pins. Replaced SI and IDL timing diagrams with better images. Updated to new template, added this revision table.



Document Revision History

THIS PAGE INTENTIONALLY LEFT BLANK