

Welcome to **E-XFL.COM**

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details	
Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	50MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	-
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc850devr50bu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

The CPM of the MPC850 supports up to seven serial channels, as follows:

- One or two serial communications controllers (SCCs). The SCCs support Ethernet, ATM (MPC850SR and MPC850DSL), HDLC and a number of other protocols, along with a transparent mode of operation.
- One USB channel
- Two serial management controllers (SMCs)
- One I²C port
- One serial peripheral interface (SPI).

Table 1 shows the functionality supported by the members of the MPC850 family.

Table 1. MPC850 Functionality Matrix

Part	Number of SCCs Supported	Ethernet Support	ATM Support	USB Support	Multi-channel HDLC Support	Number of PCMCIA Slots Supported
MPC850	1	Yes	-	Yes	-	1
MPC850DE	2	Yes	-	Yes	-	1
MPC850SR	2	Yes	Yes	Yes	Yes	1
MPC850DSL	2	Yes	Yes	Yes	No	1

Additional documentation may be provided for parts listed in Table 1.



2 Features

Figure 1 is a block diagram of the MPC850, showing its major components and the relationships among those components:




Figure 1. MPC850 Microprocessor Block Diagram

The following list summarizes the main features of the MPC850:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
 - Performs branch folding and branch prediction with conditional prefetch, but without conditional execution

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



- Gate mode can enable/disable counting
- Interrupt can be masked on reference match and event capture

Interrupts

- Eight external interrupt request (IRQ) lines
- Twelve port pins with interrupt capability
- Fifteen internal interrupt sources
- Programmable priority among SCCs and USB
- Programmable highest-priority request
- Single socket PCMCIA-ATA interface
 - Master (socket) interface, release 2.1 compliant
 - Single PCMCIA socket
 - Supports eight memory or I/O windows
- Communications processor module (CPM)
 - 32-bit, Harvard architecture, scalar RISC communications processor (CP)
 - Protocol-specific command sets (for example, GRACEFUL STOP TRANSMIT stops transmission
 after the current frame is finished or immediately if no frame is being sent and CLOSE RXBD
 closes the receive buffer descriptor)
 - Supports continuous mode transmission and reception on all serial channels
 - Up to 8 Kbytes of dual-port RAM
 - Twenty serial DMA (SDMA) channels for the serial controllers, including eight for the four USB endpoints
 - Three parallel I/O registers with open-drain capability
- Four independent baud-rate generators (BRGs)
 - Can be connected to any SCC, SMC, or USB
 - Allow changes during operation
 - Autobaud support option
- Two SCCs (serial communications controllers)
 - Ethernet/IEEE 802.3, supporting full 10-Mbps operation
 - HDLC/SDLCTM (all channels supported at 2 Mbps)
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Asynchronous HDLC to support PPP (point-to-point protocol)
 - AppleTalk[®]
 - Universal asynchronous receiver transmitter (UART)
 - Synchronous UART
 - Serial infrared (IrDA)
 - Totally transparent (bit streams)
 - Totally transparent (frame based with optional cyclic redundancy check (CRC))

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



Features

- QUICC multichannel controller (QMC) microcode features
 - Up to 64 independent communication channels on a single SCC
 - Arbitrary mapping of 0–31 channels to any of 0–31 TDM time slots
 - Supports either transparent or HDLC protocols for each channel
 - Independent TxBDs/Rx and event/interrupt reporting for each channel
- One universal serial bus controller (USB)
 - Supports host controller and slave modes at 1.5 Mbps and 12 Mbps
- Two serial management controllers (SMCs)
 - UART
 - Transparent
 - General circuit interface (GCI) controller
 - Can be connected to the time-division-multiplexed (TDM) channel
- One serial peripheral interface (SPI)
 - Supports master and slave modes
 - Supports multimaster operation on the same bus
- One I²C[®] (interprocessor-integrated circuit) port
 - Supports master and slave modes
 - Supports multimaster environment
- Time slot assigner
 - Allows SCCs and SMCs to run in multiplexed operation
 - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user-defined
 - 1- or 8-bit resolution
 - Allows independent transmit and receive routing, frame syncs, clocking
 - Allows dynamic changes
 - Can be internally connected to four serial channels (two SCCs and two SMCs)
- Low-power support
 - Full high: all units fully powered at high clock frequency
 - Full low: all units fully powered at low clock frequency
 - Doze: core functional units disabled except time base, decrementer, PLL, memory controller, real-time clock, and CPM in low-power standby
 - Sleep: all units disabled except real-time clock and periodic interrupt timer. PLL is active for fast wake-up
 - Deep sleep: all units disabled including PLL, except the real-time clock and periodic interrupt timer
 - Low-power stop: to provide lower power dissipation



4 Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC850.

Table 3. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance for BGA ¹	θ_{JA}	40 ²	°C/W
	θ_{JA}	31 ³	°C/W
	θ_{JA}	24 ⁴	°C/W
Thermal Resistance for BGA (junction-to-case)	θ_{JC}	8	°C/W

For more information on the design of thermal vias on multilayer boards and BGA layout considerations in general, refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$$
$$P_{D} = (V_{DD} \bullet I_{DD}) + P_{I/O}$$

P_{I/O} is the power dissipation on pins

Table 4 provides power dissipation information.

Table 4. Power Dissipation (P_D)

Characteristic	Frequency (MHz)	Typical ¹	Maximum ²	Unit
Power Dissipation	33	TBD	515	mW
All Revisions (1:1) Mode	40	TBD	590	mW
(111) 111000	50	TBD	725	mW

¹ Typical power dissipation is measured at 3.3V

Table 5 provides the DC electrical characteristics for the MPC850.

Table 5. DC Electrical Specifications

Characteristic	Symbol	Min	Max	Unit
Operating voltage at 40 MHz or less	VDDH, VDDL, KAPWR, VDDSYN	3.0	3.6	V
Operating voltage at 40 MHz or higher	VDDH, VDDL, KAPWR, VDDSYN	3.135	3.465	V
Input high voltage (address bus, data bus, EXTAL, EXTCLK, and all bus control/status signals)	VIH	2.0	3.6	٧
Input high voltage (all general purpose I/O and peripheral pins)	VIH	2.0	5.5	V

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2

² Assumes natural convection and a single layer board (no thermal vias).

Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 20°C above ambient.

⁴ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 13°C above ambient.

² Maximum power dissipation is measured at 3.65 V



Table 6. Bus Operation Timing ¹

N	Oh ava atawiatia	50 I	ИНz	66 1	ИНz	1 08	ИНz	FEAGE	Cap Load	11!4
Num	Characteristic	Min	Max	Min	Max	Min	Max	FFACT	(default 50 pF)	Unit
B1	CLKOUT period	20	_	30.30	_	25	_	_	_	ns
B1a	EXTCLK to CLKOUT phase skew (EXTCLK > 15 MHz and MF <= 2)	-0.90	0.90	-0.90	0.90	-0.90	0.90	_	50.00	ns
B1b	EXTCLK to CLKOUT phase skew (EXTCLK > 10 MHz and MF < 10)	-2.30	2.30	-2.30	2.30	-2.30	2.30	_	50.00	ns
B1c	CLKOUT phase jitter (EXTCLK > 15 MHz and MF <= 2) ²	-0.60	0.60	-0.60	0.60	-0.60	0.60	_	50.00	ns
B1d	CLKOUT phase jitter ²	-2.00	2.00	-2.00	2.00	-2.00	2.00	_	50.00	ns
B1e	CLKOUT frequency jitter (MF < 10) ²	_	0.50	_	0.50	_	0.50	_	50.00	%
B1f	CLKOUT frequency jitter (10 < MF < 500) ²	_	2.00	_	2.00	_	2.00	_	50.00	%
B1g	CLKOUT frequency jitter (MF > 500) ²	_	3.00	_	3.00	_	3.00	_	50.00	%
B1h	Frequency jitter on EXTCLK ³	_	0.50	_	0.50	_	0.50	_	50.00	%
B2	CLKOUT pulse width low	8.00	_	12.12	_	10.00	_	_	50.00	ns
В3	CLKOUT width high	8.00	_	12.12	_	10.00	_	_	50.00	ns
B4	CLKOUT rise time	_	4.00	_	4.00	_	4.00	_	50.00	ns
B5	CLKOUT fall time	_	4.00	_	4.00	_	4.00	_	50.00	ns
В7	CLKOUT to A[6-31], RD/WR, BURST, D[0-31], DP[0-3] invalid	5.00	_	7.58	_	6.25	_	0.250	50.00	ns
В7а	CLKOUT to TSIZ[0-1], REG, RSV, AT[0-3], BDIP, PTR invalid	5.00	_	7.58		6.25	_	0.250	50.00	ns
B7b	CLKOUT to BR, BG, FRZ, VFLS[0–1], VF[0–2] IWP[0–2], LWP[0–1], STS invalid ⁴	5.00	_	7.58	_	6.25	_	0.250	50.00	ns
B8	CLKOUT to A[6–31], RD/WR, BURST, D[0–31], DP[0–3] valid	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B8a	CLKOUT to TSIZ[0-1], REG, RSV, AT[0-3] BDIP, PTR valid	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B8b	CLKOUT to BR, BG, VFLS[0–1], VF[0–2], IWP[0–2], FRZ, LWP[0–1], STS valid ⁴	5.00	11.74	7.58	14.33	6.25	13.00	0.250	50.00	ns

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2

Table 6. Bus Operation Timing ¹ (continued)

Num	Characteristic	50 [ИНz	66 [ИНz	1 08	ИНz	FEACT	Cap Load	Hait
Num	Characteristic	Min	Max	Min	Max	Min	Max	FFACT	(default 50 pF)	Unit
В9	CLKOUT to A[6–31] RD/WR, BURST, D[0–31], DP[0–3], TSIZ[0–1], REG, RSV, AT[0–3], PTR high-Z	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B11	CLKOUT to TS, BB assertion	5.00	11.00	7.58	13.58	6.25	12.25	0.250	50.00	ns
B11a	CLKOUT to TA, BI assertion, (When driven by the memory controller or PCMCIA interface)	2.50	9.25	2.50	9.25	2.50	9.25	_	50.00	ns
B12	CLKOUT to TS, BB negation	5.00	11.75	7.58	14.33	6.25	13.00	0.250	50.00	ns
B12a	CLKOUT to TA, BI negation (when driven by the memory controller or PCMCIA interface)	2.50	11.00	2.50	11.00	2.50	11.00	_	50.00	ns
B13	CLKOUT to TS, BB high-Z	5.00	19.00	7.58	21.58	6.25	20.25	0.250	50.00	ns
B13a	CLKOUT to TA, BI high-Z, (when driven by the memory controller or PCMCIA interface)	2.50	15.00	2.50	15.00	2.50	15.00	_	50.00	ns
B14	CLKOUT to TEA assertion	2.50	10.00	2.50	10.00	2.50	10.00	_	50.00	ns
B15	CLKOUT to TEA high-Z	2.50	15.00	2.50	15.00	2.50	15.00	_	50.00	ns
B16	TA, BI valid to CLKOUT(setup time) 5	9.75	_	9.75	_	9.75	_	_	50.00	ns
B16a	TEA, KR, RETRY, valid to CLKOUT (setup time) 5	10.00	_	10.00	_	10.00	_	_	50.00	ns
B16b	BB, BG, BR valid to CLKOUT (setup time) 6	8.50	_	8.50	_	8.50	_	_	50.00	ns
B17	CLKOUT to TA, TEA, BI, BB, BG, BR valid (Hold time).5	1.00	_	1.00	_	1.00		_	50.00	ns
B17a	CLKOUT to KR, RETRY, except TEA valid (hold time)	2.00	_	2.00	_	2.00	_	_	50.00	ns
B18	D[0–31], DP[0–3] valid to CLKOUT rising edge (setup time) ⁷	6.00	_	6.00	_	6.00	_	_	50.00	ns
B19	CLKOUT rising edge to D[0–31], DP[0–3] valid (hold time) ⁷	1.00	_	1.00	_	1.00	_	_	50.00	ns
B20	D[0-31], DP[0-3] valid to CLKOUT falling edge (setup time) ⁸	4.00	_	4.00	_	4.00	_	_	50.00	ns
B21	CLKOUT falling edge to D[0-31], DP[0-3] valid (hold time) ⁸	2.00	—	2.00	_	2.00	_	_	_	_

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



Table 6.	Bus O	peration	Timing ¹	1 ((continued)
----------	-------	----------	---------------------	-----	-------------

Num	Characteristic	50 MHz		66 MHz		80 MHz		FFACT	Cap Load (default	Unit
	Ontaracteristic	Min	Max	Min	Max	Min	Max	IIAOI	50 pF)	
B42	CLKOUT rising edge to TS valid (hold time)	2.00	_	2.00	_	2.00	_	_	50.00	ns
B43	AS negation to memory controller signals negation	_	TBD	_	TBD	TBD	_	_	50.00	ns

The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the part. The following equations should be used in these calculations.

For a frequency F, the following equations should be applied to each one of the above parameters: For minima:

$$D = \frac{FFACTOR \times 1000}{F} + (D_{50} - 20 \times FFACTOR)$$

For maxima:

$$D = \frac{FFACTOR \times 1000}{F} + \frac{(D_{50} - 20 \times FFACTOR)}{F} + \frac{1 ns(CAP LOAD - 50) / 10}{F}$$

where:

D is the parameter value to the frequency required in ns

F is the operation frequency in MHz

 D_{50} is the parameter value defined for 50 MHz

CAP LOAD is the capacitance load on the signal in question.

FFACTOR is the one defined for each of the parameters in the table.

- ² Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
- ³ If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.
- The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
- The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and not when the memory controller or the PCMCIA interface drives them).
- The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
- The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
- ⁹ The timing B30 refers to $\overline{\text{CS}}$ when ACS = '00' and to $\overline{\text{WE}[0:3]}$ when CSNT = '0'.
- The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals.
- ¹¹ The \overline{AS} signal is considered asynchronous to CLKOUT.

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2






Figure 14. External Bus Write Timing (GPCM Controlled—TRLX = 0, CSNT = 1)



Table 8 shows the PCMCIA timing for the MPC850.

Table 8. PCMCIA Timing

Num	Characteristic	501	ЛНz	661	ЛHz	80 1	ИНz	FFACTOR	Unit
Num	Cital acteristic	Min	Max	Min	Max	Min	Max	FFACTOR	Oiiit
P44	A[6–31], REG valid to PCMCIA strobe asserted. 1	13.00	_	21.00	_	17.00	_	0.750	ns
P45	A[6–31], REG valid to ALE negation.1	18.00	_	28.00	_	23.00	_	1.000	ns
P46	CLKOUT to REG valid	5.00	13.00	8.00	16.00	6.00	14.00	0.250	ns
P47	CLKOUT to REG Invalid.	6.00	_	9.00	_	7.00	_	0.250	ns
P48	CLKOUT to CE1, CE2 asserted.	5.00	13.00	8.00	16.00	6.00	14.00	0.250	
P49	CLKOUT to CE1, CE2 negated.	5.00	13.00	8.00	16.00	6.00	14.00	0.250	ns
P50	CLKOUT to PCOE, IORD, PCWE, IOWR assert time.	_	11.00	_	11.00	_	11.00	_	ns
P51	CLKOUT to PCOE, IORD, PCWE, IOWR negate time.	2.00	11.00	2.00	11.00	2.00	11.00	_	ns
P52	CLKOUT to ALE assert time	5.00	13.00	8.00	16.00	6.00	14.00	0.250	ns
P53	CLKOUT to ALE negate time	_	13.00	_	16.00	_	14.00	0.250	ns
P54	PCWE, IOWR negated to D[0-31] invalid.1	3.00	_	6.00	_	4.00	_	0.250	ns
P55	WAIT_B valid to CLKOUT rising edge.1	8.00	_	8.00	_	8.00	_	_	ns
P56	CLKOUT rising edge to WAIT_B invalid.1	2.00	_	2.00	_	2.00	_	_	ns

PSST = 1. Otherwise add PSST times cycle time.

These synchronous timings define when the WAIT_B signal is detected in order to freeze (or relieve) the PCMCIA current cycle. The WAIT_B assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the MPC850 PowerQUICC User's Manual.

PSHT = 0. Otherwise add PSHT times cycle time.



Table 9 shows the PCMCIA port timing for the MPC850.

Table 9. PCMCIA Port Timing

Num	Characteristic	50 MHz		66 MHz		80 MHz		Unit
Num	Gilai acteristic	Min	Max	Min	Max	Min	Max	Oiiit
P57	CLKOUT to OPx valid	_	19.00	_	19.00	_	19.00	ns
P58	HRESET negated to OPx drive ¹	18.00	_	26.00	_	22.00	_	ns
P59	IP_Xx valid to CLKOUT rising edge	5.00	_	5.00	_	5.00	_	ns
P60	CLKOUT rising edge to IP_Xx invalid	1.00	_	1.00	_	1.00	_	ns

OP2 and OP3 only.

Figure 27 provides the PCMCIA output port timing for the MPC850.




Figure 27. PCMCIA Output Port Timing

Figure 28 provides the PCMCIA output port timing for the MPC850.




Figure 28. PCMCIA Input Port Timing



Figure 31 shows the reset timing for the data bus configuration.




Figure 31. Reset Timing—Configuration from Data Bus

Figure 32 provides the reset timing for the data bus weak drive during configuration.




Figure 32. Reset Timing—Data Bus Weak Drive during Configuration

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2






Figure 38. Parallel I/O Data-In/Data-Out Timing Diagram

8.2 IDMA Controller AC Electrical Specifications

Table 14 provides the IDMA controller timings as shown in Figure 39 to Figure 42.

Num	Characteristic	All Fred	Unit	
Nulli	Characteristic	Min	Max	Onn
40	DREQ setup time to clock high	7.00	_	ns
41	DREQ hold time from clock high	3.00	_	ns
42	SDACK assertion delay from clock high	_	12.00	ns
43	SDACK negation delay from clock low	_	12.00	ns
44	SDACK negation delay from TA low	_	20.00	ns
45	SDACK negation delay from clock high	_	15.00	ns
46	TA assertion to falling edge of the clock setup time (applies to external TA)	7.00		ns

Table 14. IDMA Controller Timing




Figure 39. IDMA External Requests Timing Diagram

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2






Figure 47. SI Transmit Timing Diagram







Figure 49. IDL Timing

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2

CPM Electrical Characteristics



- NOTES:
 - 1. Transmit clock invert (TCI) bit in GSMR is set.
 - If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

Figure 55. Ethernet Transmit Timing Diagram

8.8 SMC Transparent AC Electrical Specifications

Figure 21 provides the SMC transparent timings as shown in Figure 56.

Table 21. Serial Management Controller Timing

Num	Characteristic	All Frequencies		Unit
	Gilalacteristic	Min	Max	Oilit
150	SMCLKx clock period ¹	100.00	_	ns
151	SMCLKx width low	50.00	_	ns
151a	SMCLKx width high	50.00	_	ns
152	SMCLKx rise/fall time	_	15.00	ns
153	SMTXDx active delay (from SMCLKx falling edge)	10.00	50.00	ns
154	SMRXDx/SMSYNx setup time	20.00	_	ns
155	SMRXDx/SMSYNx hold time	5.00	_	ns

¹ The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.






Figure 60. SPI Slave (CP = 1) Timing Diagram

8.11 I²C AC Electrical Specifications

Table 24 provides the I^2C (SCL < 100 KHz) timings.

Table 24. I²C Timing (SCL < 100 KHz)

Num	Characteristic	All Frequencies		Unit
		Min	Max	Offic
200	SCL clock frequency (slave)	0.00	100.00	KHz
200	SCL clock frequency (master) ¹	1.50	100.00	KHz
202	Bus free time between transmissions	4.70	_	μs
203	Low period of SCL	4.70	_	μs
204	High period of SCL	4.00		μs
205	Start condition setup time	4.70	_	μs
206	Start condition hold time	4.00	_	μs
207	Data hold time	0.00	_	μs
208	Data setup time	250.00	_	ns
209	SDL/SCL rise time	_	1.00	μs

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



9 Mechanical Data and Ordering Information

Table 26 provides information on the MPC850 derivative devices.

Table 26. MPC850 Family Derivatives

Device	Ethernet Support	Number of SCCs ¹	32-Channel HDLC Support	64-Channel HDLC Support ²
MPC850	N/A	One	N/A	N/A
MPC850DE	Yes	Two	N/A	N/A
MPC850SR	Yes	Two	N/A	Yes
MPC850DSL	Yes	Two	No	No

Serial Communication Controller (SCC)

Table 27 identifies the packages and operating frequencies available for the MPC850.

Table 27. MPC850 Package/Frequency/Availability

Package Type	Frequency (MHz)	Temperature (Tj)	Order Number
256-Lead Plastic Ball Grid Array (ZT suffix)	50	0°C to 95°C	XPC850ZT50BU XPC850DEZT50BU XPC850SRZT50BU XPC850DSLZT50BU
	66	0°C to 95°C	XPC850ZT66BU XPC850DEZT66BU XPC850SRZT66BU
	80	0°C to 95°C	XPC850ZT80BU XPC850DEZT80BU XPC850SRZT80BU
256-Lead Plastic Ball Grid Array (CZT suffix)	50	-40°C to 95°C	XPC850CZT50BU XPC850DECZT50BU XPC850SRCZT50BU XPC850DSLCZT50BU
	66		XPC850CZT66BU XPC850DECZT66BU XPC850SRCZT66BU
	80		XPC850CZT80B XPC850DECZT80B XPC850SRCZT80B

9.1 Pin Assignments and Mechanical Dimensions of the PBGA

The original pin numbering of the MPC850 conformed to a Freescale proprietary pin numbering scheme that has since been replaced by the JEDEC pin numbering standard for this package type. To support

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2

² 50 MHz version supports 64 time slots on a time division multiplexed line using one SCC



Figure 63 shows the JEDEC pinout of the PBGA package as viewed from the top surface.




Figure 63. Pin Assignments for the PBGA (Top View)—JEDEC Standard

For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.



How to Reach Us:

Home Page:

www.freescale.com

email

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@ hibbertgroup.com

implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice any products herein. Freescale Semiconductor makes no warranty, representation

implementers to use Freescale Semiconductor products. There are no express or

Information in this document is provided solely to enable system and software

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2005.

Document Number: MPC850EC

Rev. 2 07/2005

