

Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Details                         |  |
|---------------------------------|--|
| Product Status                  | Obsolete   |
| Core Processor                  | MPC8xx   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit   |
| Speed                           | 80MHz  |
| Co-Processors/DSP               | Communications; CPM  |
| RAM Controllers                 | DRAM   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10Mbps (1)   |
| SATA                            | -  |
| USB                             | USB 1.x (1)  |
| Voltage - I/O                   | 3.3V   |
| Operating Temperature           | 0°C ~ 95°C (TA)  |
| Security Features               | -  |
| Package / Case                  | 256-BBGA   |
| Supplier Device Package         | 256-PBGA (23x23)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc850devr80bu |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Features**

- 2-Kbyte instruction cache and 1-Kbyte data cache (Harvard architecture)
  - Caches are two-way, set-associative
  - Physically addressed
  - Cache blocks can be updated with a 4-word line burst
  - Least-recently used (LRU) replacement algorithm
  - Lockable one-line granularity
- Memory management units (MMUs) with 8-entry translation lookaside buffers (TLBs) and fully-associative instruction and data TLBs
- MMUs support multiple page sizes of 4 Kbytes, 16 Kbytes, 256 Kbytes, 512 Kbytes, and
   8 Mbytes; 16 virtual address spaces and eight protection groups
- Advanced on-chip emulation debug mode
- Data bus dynamic bus sizing for 8, 16, and 32-bit buses
  - Supports traditional 68000 big-endian, traditional x86 little-endian and modified little-endian memory systems
  - Twenty-six external address lines
- Completely static design (0–80 MHz operation)
- System integration unit (SIU)
  - Hardware bus monitor
  - Spurious interrupt monitor
  - Software watchdog
  - Periodic interrupt timer
  - Low-power stop mode
  - Clock synthesizer
  - Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
  - Reset controller
  - IEEE 1149.1 test access port (JTAG)
- Memory controller (eight banks)
  - Glueless interface to DRAM single in-line memory modules (SIMMs), synchronous DRAM (SDRAM), static random-access memory (SRAM), electrically programmable read-only memory (EPROM), flash EPROM, etc.
  - Memory controller programmable to support most size and speed memory interfaces
  - Boot chip-select available at reset (options for 8, 16, or 32-bit memory)
  - Variable block sizes, 32 Kbytes to 256 Mbytes
  - Selectable write protection
  - On-chip bus arbiter supports one external bus master
  - Special features for burst mode support
- General-purpose timers
  - Four 16-bit timers or two 32-bit timers

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



| Table 5.  | DC Electrical | <b>Specifications</b> | (continued)   | ١ |
|-----------|---------------|-----------------------|---------------|---|
| I UDIC C. | DO LICOLITORI | Opcomoutions          | (OOIILIIIAGA) | , |

| Characteristic   | Symbol          | Min       | Max     | Unit |
|--|-----------------|-----------|---------|------|
| Input low voltage  | VIL             | GND       | 0.8     | V    |
| EXTAL, EXTCLK input high voltage   | VIHC            | 0.7*(VCC) | VCC+0.3 | V    |
| Input leakage current, Vin = 5.5 V (Except TMS, TRST, DSCK and DSDI pins)  | l <sub>in</sub> | _         | 100     | μΑ   |
| Input leakage current, Vin = 3.6V (Except TMS, TRST, DSCK and DSDI pins)   | I <sub>In</sub> | _         | 10      | μΑ   |
| Input leakage current, Vin = 0V (Except TMS, TRST, DSCK and DSDI pins)   | I <sub>In</sub> | _         | 10      | μΑ   |
| Input capacitance  | C <sub>in</sub> | _         | 20      | pF   |
| Output high voltage, IOH = -2.0 mA, VDDH = 3.0V except XTAL, XFC, and open-drain pins  | VOH             | 2.4       | _       | V    |
| Output low voltage CLKOUT <sup>3</sup> IOL = 3.2 mA <sup>1</sup> IOL = 5.3 mA <sup>2</sup> IOL = 7.0 mA PA[14]/USBOE, PA[12]/TXD2 IOL = 8.9 mA TS, TA, TEA, BI, BB, HRESET, SRESET | VOL             | _         | 0.5     | V    |

A[6:31], TSIZO/REG, TSIZ1, D[0:31], DP[0:3]/IRQ[3:6], RD/WR, BURST, RSV/IRQ2, IP\_B[0:1]/IWP[0:1]/VFLS[0:1], IP\_B2/IOIS16\_B/AT2, IP\_B3/IWP2/VF2, IP\_B4/LWP0/VF0, IP\_B5/LWP1/VF1, IP\_B6/DSDI/AT0, IP\_B7/PTR/AT3, PA[15]/USBRXD, PA[13]/RXD2, PA[9]/L1TXDA/SMRXD2, PA[8]/L1RXDA/SMTXD2, PA[7]/CLK1/TIN1/L1RCLKA/BRGO1, PA[6]/CLK2/TOUT1/TIN3, PA[5]/CLK3/TIN2/L1TCLKA/BRGO2, PA[4]/CLK4/TOUT2/TIN4, PB[31]/SPISEL, PB[30]/SPICLK/TXD3, PB[29]/SPIMOSI /RXD3, PB[28]/SPIMISO/BRGO3, PB[27]/I2CSDA/BRGO1, PB[26]/I2CSCL/BRGO2, PB[25]/SMTXD1/TXD3, PB[24]/SMRXD1/RXD3, PB[23]/SMSYN1/SDACK1, PB[22]/SMSYN2/SDACK2, PB[19]/L1ST1, PB[18]/RTS2/L1ST2, PB[17]/L1ST3, PB[16]/L1RQa/L1ST4, PC[15]/DREQ0/L1ST5, PC[14]/DREQ1/RTS2/L1ST6, PC[13]/L1ST7/RTS3, PC[12]/L1RQa/L1ST8, PC[11]/USBRXP, PC[10]/TGATE1/USBRXN, PC[9]/CTS2, PC[8]/CD2/TGATE1, PC[7]/USBTXP, PC[6]/USBTXN, PC[5]/CTS3/L1TSYNCA/SDACK1, PD[4], PD[3]

## 5 Power Considerations

The average chip-junction temperature, T<sub>I</sub>, in °C can be obtained from the equation:

$$T_{\rm J} = T_{\rm A} + (P_{\rm D} \bullet \theta_{\rm JA})(1)$$

where

 $T_A = Ambient temperature, °C$ 

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2

BDIP/GPL\_B5, BR, BG, FRZ/IRQ6, CS[0:5], CS6/CE1\_B, CS7/CE2\_B, WE0/BS\_AB0/IORD, WE1/BS\_AB1/IOWR, WE2/BS\_AB2/PCOE, WE3/BS\_AB3/PCWE, GPL\_A0/GPL\_B0, OE/GPL\_A1/GPL\_B1, GPL\_A[2:3]/GPL\_B[2:3]/CS[2:3], UPWAITA/GPL\_A4/AS, UPWAITB/GPL\_B4, GPL\_A5, ALE\_B/DSCK/AT1, OP2/MODCK1/STS, OP3/MODCK2/DSDO

<sup>3</sup> The MPC850 IBIS model must be used to accurately model the behavior of the Clkout output driver for the full and half drive setting. Due to the nature of the Clkout output buffer, IOH and IOL for Clkout should be extracted from the IBIS model at any output voltage level.



#### **Bus Signal Timing**

 $\theta_{1A}$  = Package thermal resistance, junction to ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

$$P_{INT} = I_{DD} \times V_{DD}$$
, watts—chip internal power

P<sub>I/O</sub> = Power dissipation on input and output pins—user determined

For most applications  $P_{I/O} < 0.3 \bullet P_{INT}$  and can be neglected. If  $P_{I/O}$  is neglected, an approximate relationship between  $P_D$  and  $T_I$  is:

$$P_D = K \div (T_1 + 273^{\circ}C)(2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \bullet (T_A + 273^{\circ}C) + \theta_{JA} \bullet P_D^{2}(3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $P_D$  and  $P_D$  can be obtained by solving equations (1) and (2) iteratively for any value of  $P_D$ .

## 5.1 Layout Practices

Each  $V_{CC}$  pin on the MPC850 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four 0.1  $\mu$ F by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes.

All output pins on the MPC850 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{\rm CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

# 6 Bus Signal Timing

Table 6 provides the bus operation timing for the MPC850 at 50 MHz, 66 MHz, and 80 MHz. Timing information for other bus speeds can be interpolated by equation using the MPC850 Electrical Specifications Spreadsheet found at http://www.mot.com/netcomm.

The maximum bus speed supported by the MPC850 is 50 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC850 used at 66 MHz must be configured for a 33 MHz bus).

The timing for the MPC850 bus shown assumes a 50-pF load. This timing can be derated by 1 ns per 10 pF. Derating calculations can also be performed using the MPC850 Electrical Specifications Spreadsheet.

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



#### **Bus Signal Timing**

| Table 6. | Bus O | peration | Timing <sup>1</sup> | 1 ( | (continued) |
|----------|-------|----------|---------------------|-----|-------------|
|----------|-------|----------|---------------------|-----|-------------|

| Num | Characteristic                                    | 50 I | ИНz | 66 MHz |     | 66 MHz |     | 66 MHz 80 MHz |        | FFACT | Cap Load<br>(default | Unit |
|-----|---|------|-----|--------|-----|--------|-----|---------------|--------|-------|----------------------|------|
| Num | Ontaracteristic                                   | Min  | Max | Min    | Max | Min    | Max | IIAOI         | 50 pF) | Omit  |                      |      |
| B42 | CLKOUT rising edge to TS valid (hold time)        | 2.00 | _   | 2.00   | _   | 2.00   | _   | _             | 50.00  | ns    |                      |      |
| B43 | AS negation to memory controller signals negation | _    | TBD | _      | TBD | TBD    | _   | _             | 50.00  | ns    |                      |      |

The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the part. The following equations should be used in these calculations.

For a frequency F, the following equations should be applied to each one of the above parameters: For minima:

$$D = \frac{FFACTOR \times 1000}{F} + (D_{50} - 20 \times FFACTOR)$$

For maxima:

$$D = \frac{FFACTOR \times 1000}{F} + \frac{(D_{50} - 20 \times FFACTOR)}{F} + \frac{1 ns(CAP LOAD - 50) / 10}{F}$$

where:

D is the parameter value to the frequency required in ns

F is the operation frequency in MHz

 $D_{50}$  is the parameter value defined for 50 MHz

CAP LOAD is the capacitance load on the signal in question.

FFACTOR is the one defined for each of the parameters in the table.

- <sup>2</sup> Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
- <sup>3</sup> If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.
- The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
- The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and not when the memory controller or the PCMCIA interface drives them).
- The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
- The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
- <sup>9</sup> The timing B30 refers to  $\overline{\text{CS}}$  when ACS = '00' and to  $\overline{\text{WE}[0:3]}$  when CSNT = '0'.
- The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals.
- 11 The AS signal is considered asynchronous to CLKOUT.

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



#### **Bus Signal Timing**

Figure 4 provides the timing for the synchronous output signals.




Figure 4. Synchronous Output Signals Timing

Figure 5 provides the timing for the synchronous active pull-up and open-drain output signals.




Figure 5. Synchronous Active Pullup and Open-Drain Outputs Signals Timing

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2






Figure 10. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)




Figure 11. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



Figure 17 provides the timing for the asynchronous asserted UPWAIT signal controlled by the UPM.




Figure 17. Asynchronous UPWAIT Asserted Detection in UPM Handled Cycles Timing

Figure 18 provides the timing for the asynchronous negated UPWAIT signal controlled by the UPM.




Figure 18. Asynchronous UPWAIT Negated Detection in UPM Handled Cycles Timing



Table 9 shows the PCMCIA port timing for the MPC850.

**Table 9. PCMCIA Port Timing** 

| Num | Characteristic                           | 50 MHz |       | 66 MHz |       | 80 MHz |       | Unit  |
|-----|--|--------|-------|--------|-------|--------|-------|-------|
| Num | Gilai acteristic                         | Min    | Max   | Min    | Max   | Min    | Max   | Oiiit |
| P57 | CLKOUT to OPx valid                      | _      | 19.00 | _      | 19.00 | _      | 19.00 | ns    |
| P58 | HRESET negated to OPx drive <sup>1</sup> | 18.00  | _     | 26.00  | _     | 22.00  | _     | ns    |
| P59 | IP_Xx valid to CLKOUT rising edge        | 5.00   | _     | 5.00   | _     | 5.00   | _     | ns    |
| P60 | CLKOUT rising edge to IP_Xx invalid      | 1.00   | _     | 1.00   | _     | 1.00   | _     | ns    |

OP2 and OP3 only.

Figure 27 provides the PCMCIA output port timing for the MPC850.




Figure 27. PCMCIA Output Port Timing

Figure 28 provides the PCMCIA output port timing for the MPC850.




Figure 28. PCMCIA Input Port Timing



## Table 11 shows the reset timing for the MPC850.

## Table 11. Reset Timing

| Num    | Characteristic  | 50 N   | ЛНz   | 66N    | ЛHz   | 80 1   | ИНz   | FFACTOR | Unit |
|--------|---|--------|-------|--------|-------|--------|-------|---------|------|
| INUIII | Characteristic  | Min    | Max   | Min    | Max   | Min    | Max   | FFACION | Onit |
| R69    | CLKOUT to HRESET high impedance   | _      | 20.00 | _      | 20.00 | _      | 20.00 | _       | ns   |
| R70    | CLKOUT to SRESET high impedance   | _      | 20.00 | _      | 20.00 | _      | 20.00 | _       | ns   |
| R71    | RSTCONF pulse width   | 340.00 | _     | 515.00 | _     | 425.00 | _     | 17.000  | ns   |
| R72    |   | _      | _     | _      | _     | _      | _     | _       |      |
| R73    | Configuration data to HRESET rising edge set up time                                | 350.00 | _     | 505.00 | _     | 425.00 | _     | 15.000  | ns   |
| R74    | Configuration data to RSTCONF rising edge set up time                               | 350.00 | _     | 350.00 | _     | 350.00 | _     | _       | ns   |
| R75    | Configuration data hold time after RSTCONF negation                                 | 0.00   | _     | 0.00   | _     | 0.00   | _     | _       | ns   |
| R76    | Configuration data hold time after HRESET negation                                  | 0.00   | _     | 0.00   | _     | 0.00   | _     | _       | ns   |
| R77    | HRESET and RSTCONF asserted to data out drive                                       | _      | 25.00 | _      | 25.00 | _      | 25.00 | _       | ns   |
| R78    | RSTCONF negated to data out high impedance.   | _      | 25.00 | _      | 25.00 | _      | 25.00 | _       | ns   |
| R79    | CLKOUT of last rising edge before chip tristates HRESET to data out high impedance. | _      | 25.00 | _      | 25.00 | _      | 25.00 | _       | ns   |
| R80    | DSDI, DSCK set up   | 60.00  | _     | 90.00  | _     | 75.00  | _     | 3.000   | ns   |
| R81    | DSDI, DSCK hold time  | 0.00   | _     | 0.00   | _     | 0.00   | _     | _       | ns   |
| R82    | SRESET negated to CLKOUT rising edge for DSDI and DSCK sample                       | 160.00 | _     | 242.00 | _     | 200.00 | _     | 8.000   | ns   |



Figure 33 provides the reset timing for the debug port configuration.




Figure 33. Reset Timing—Debug Port Configuration

# 7 IEEE 1149.1 Electrical Specifications

Table 12 provides the JTAG timings for the MPC850 as shown in Figure 34 to Figure 37. **Table 12. JTAG Timing** 

| Num | Chavastavistis   | 50 I   | ИHz   | 661    | ИHz   | 80 N   | ЛHz   | 1164 |
|-----|--|--------|-------|--------|-------|--------|-------|------|
| Num | Characteristic   | Min    | Max   | Min    | Max   | Min    | Max   | Unit |
| J82 | TCK cycle time   | 100.00 | _     | 100.00 | _     | 100.00 | _     | ns   |
| J83 | TCK clock pulse width measured at 1.5 V                | 40.00  | _     | 40.00  | _     | 40.00  | _     | ns   |
| J84 | TCK rise and fall times                                | 0.00   | 10.00 | 0.00   | 10.00 | 0.00   | 10.00 | ns   |
| J85 | TMS, TDI data setup time                               | 5.00   | _     | 5.00   | _     | 5.00   | _     | ns   |
| J86 | TMS, TDI data hold time                                | 25.00  | _     | 25.00  | _     | 25.00  | _     | ns   |
| J87 | TCK low to TDO data valid                              | _      | 27.00 | _      | 27.00 | _      | 27.00 | ns   |
| J88 | TCK low to TDO data invalid                            | 0.00   | _     | 0.00   | _     | 0.00   | _     | ns   |
| J89 | TCK low to TDO high impedance                          | _      | 20.00 | _      | 20.00 | _      | 20.00 | ns   |
| J90 | TRST assert time                                       | 100.00 | _     | 100.00 | _     | 100.00 | _     | ns   |
| J91 | TRST setup time to TCK low                             | 40.00  | _     | 40.00  | _     | 40.00  | _     | ns   |
| J92 | TCK falling edge to output valid                       | _      | 50.00 | _      | 50.00 | _      | 50.00 | ns   |
| J93 | TCK falling edge to output valid out of high impedance | _      | 50.00 | _      | 50.00 | _      | 50.00 | ns   |
| J94 | TCK falling edge to output high impedance              | _      | 50.00 | _      | 50.00 | _      | 50.00 | ns   |
| J95 | Boundary scan input valid to TCK rising edge           | 50.00  | _     | 50.00  | _     | 50.00  | _     | ns   |
| J96 | TCK rising edge to boundary scan input invalid         | 50.00  | _     | 50.00  | _     | 50.00  | _     | ns   |

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2






Figure 37. Boundary Scan (JTAG) Timing Diagram

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC850.

## 8.1 PIO AC Electrical Specifications

Table 13 provides the parallel I/O timings for the MPC850 as shown in Figure 38.

Table 13. Parallel I/O Timing

| Num   | Characteristic   | All Freque | Unit |       |
|-------|--|------------|------|-------|
| Nulli | Characteristic   | Min        | Max  | Offic |
| 29    | Data-in setup time to clock high                                     | 15         | _    | ns    |
| 30    | Data-in hold time from clock high                                    | 7.5        | _    | ns    |
| 31    | Clock low to data-out valid (CPU writes data, control, or direction) | _          | 25   | ns    |






Figure 44. CPM General-Purpose Timers Timing Diagram

# 8.5 Serial Interface AC Electrical Specifications

Table 17 provides the serial interface timings as shown in Figure 45 to Figure 49.

Table 17. SI Timing

| Num | Characteristic   | All Free | quencies        | Unit |
|-----|--|----------|-----------------|------|
| Num | Characteristic   | Min      | Max             | Unit |
| 70  | L1RCLK, L1TCLK frequency (DSC = 0) 1, 2                      | _        | SYNCCLK/2.<br>5 | MHz  |
| 71  | L1RCLK, L1TCLK width low (DSC = 0) <sup>2</sup>              | P + 10   | _               | ns   |
| 71a | L1RCLK, L1TCLK width high (DSC = 0) 3                        | P + 10   | _               | ns   |
| 72  | L1TXD, L1STn, L1RQ, L1xCLKO rise/fall time                   | _        | 15.00           | ns   |
| 73  | L1RSYNC, L1TSYNC valid to L1xCLK edge Edge (SYNC setup time) | 20.00    | _               | ns   |
| 74  | L1xCLK edge to L1RSYNC, L1TSYNC, invalid (SYNC hold time)    | 35.00    | _               | ns   |
| 75  | L1RSYNC, L1TSYNC rise/fall time                              | _        | 15.00           | ns   |
| 76  | L1RXD valid to L1xCLK edge (L1RXD setup time)                | 17.00    | _               | ns   |
| 77  | L1xCLK edge to L1RXD invalid (L1RXD hold time)               | 13.00    | _               | ns   |
| 78  | L1xCLK edge to L1STn valid <sup>4</sup>                      | 10.00    | 45.00           | ns   |
| 78A | L1SYNC valid to L1STn valid                                  | 10.00    | 45.00           | ns   |
| 79  | L1xCLK edge to L1STn invalid                                 | 10.00    | 45.00           | ns   |
| 80  | L1xCLK edge to L1TXD valid                                   | 10.00    | 55.00           | ns   |
| 80A | L1TSYNC valid to L1TXD valid <sup>4</sup>                    | 10.00    | 55.00           | ns   |
| 81  | L1xCLK edge to L1TXD high impedance                          | 0.00     | 42.00           | ns   |






Figure 48. SI Transmit Timing with Double Speed Clocking (DSC = 1)

# 8.6 SCC in NMSI Mode Electrical Specifications

Table 18 provides the NMSI external clock timing.

**Table 18. NMSI External Clock Timing** 

| Num | Characteristic  | All Frequencie | es    | Unit |  |
|-----|---|----------------|-------|------|--|
| Num | Characteristic  | Min            | Max   | Unit |  |
| 100 | RCLKx and TCLKx frequency $^1$ (x = 2, 3 for all specs in this table) | 1/SYNCCLK      | _     | ns   |  |
| 101 | RCLKx and TCLKx width low   | 1/SYNCCLK +5   | _     | ns   |  |
| 102 | RCLKx and TCLKx rise/fall time  | _              | 15.00 | ns   |  |
| 103 | TXDx active delay (from TCLKx falling edge)                           | 0.00           | 50.00 | ns   |  |
| 104 | RTSx active/inactive delay (from TCLKx falling edge)                  | 0.00           | 50.00 | ns   |  |
| 105 | CTSx setup time to TCLKx rising edge                                  | 5.00           | _     | ns   |  |
| 106 | RXDx setup time to RCLKx rising edge                                  | 5.00           | _     | ns   |  |
| 107 | RXDx hold time from RCLKx rising edge <sup>2</sup>                    | 5.00           | _     | ns   |  |
| 108 | CDx setup time to RCLKx rising edge                                   | 5.00           | _     | ns   |  |

<sup>&</sup>lt;sup>1</sup> The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater than or equal to 2.25/1.

Table 19 provides the NMSI internal clock timing.

**Table 19. NMSI Internal Clock Timing** 

| Nive | Characteristic  | All Fr | Unit      |      |
|------|---|--------|-----------|------|
| Num  | Characteristic  | Min    | Max       | Unit |
| 100  | RCLKx and TCLKx frequency $^1$ (x = 2, 3 for all specs in this table) | 0.00   | SYNCCLK/3 | MHz  |
| 102  | RCLKx and TCLKx rise/fall time  | _      | _         | ns   |
| 103  | TXDx active delay (from TCLKx falling edge)                           | 0.00   | 30.00     | ns   |
| 104  | RTSx active/inactive delay (from TCLKx falling edge)                  | 0.00   | 30.00     | ns   |
| 105  | CTSx setup time to TCLKx rising edge                                  | 40.00  | _         | ns   |
| 106  | RXDx setup time to RCLKx rising edge                                  | 40.00  | _         | ns   |
| 107  | RXDx hold time from RCLKx rising edge <sup>2</sup>                    | 0.00   | _         | ns   |
| 108  | CDx setup time to RCLKx rising edge                                   | 40.00  | _         | ns   |

The ratios SyncCLK/RCLKx and SyncCLK/TCLK1x must be greater or equal to 3/1.

<sup>&</sup>lt;sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signal.

<sup>&</sup>lt;sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.






Figure 57. SPI Master (CP = 0) Timing Diagram




Figure 58. SPI Master (CP = 1) Timing Diagram






Figure 60. SPI Slave (CP = 1) Timing Diagram

# 8.11 I<sup>2</sup>C AC Electrical Specifications

Table 24 provides the  $I^2C$  (SCL < 100 KHz) timings.

Table 24. I<sup>2</sup>C Timing (SCL < 100 KHz)

| Num | Characteristic                            | All Frequencies |        | Unit |
|-----|---|-----------------|--------|------|
|     |   | Min             | Max    | Onit |
| 200 | SCL clock frequency (slave)               | 0.00            | 100.00 | KHz  |
| 200 | SCL clock frequency (master) <sup>1</sup> | 1.50            | 100.00 | KHz  |
| 202 | Bus free time between transmissions       | 4.70            | _      | μs   |
| 203 | Low period of SCL                         | 4.70            | _      | μs   |
| 204 | High period of SCL                        | 4.00            |        | μs   |
| 205 | Start condition setup time                | 4.70            | _      | μs   |
| 206 | Start condition hold time                 | 4.00            | _      | μs   |
| 207 | Data hold time                            | 0.00            | _      | μs   |
| 208 | Data setup time                           | 250.00          | _      | ns   |
| 209 | SDL/SCL rise time                         | _               | 1.00   | μs   |

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



Figure 63 shows the JEDEC pinout of the PBGA package as viewed from the top surface.





Figure 63. Pin Assignments for the PBGA (Top View)—JEDEC Standard

For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.



### **Mechanical Data and Ordering Information**

Figure 64 shows the non-JEDEC package dimensions of the PBGA.



#### NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. DIMENSIONS IN MILLIMETERS.
- DIMENSION 6 IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 4. PRIMARY DATUM C AND THE SEATING PLANE ARE

|            | MILLIMETERS |       |  |
|------------|-------------|-------|--|
| DIM        | MIN         | MAX   |  |
| Α          | 1.91        | 2.35  |  |
| <b>A</b> 1 | 0.50        | 0.70  |  |
| A2         | 1.12        | 1.22  |  |
| A3         | 0.29        | 0.43  |  |
| b          | 0.60        | 0.90  |  |
| D          | 23.00 BSC   |       |  |
| D1         | 19.05 REF   |       |  |
| D2         | 19.00       | 20.00 |  |
| Е          | 23.00 BSC   |       |  |
| E1         | 19.05 REF   |       |  |
| E2         | 19.00       | 20.00 |  |
| е          | 1.27 BSC    |       |  |

Figure 64. Package Dimensions for the Plastic Ball Grid Array (PBGA)—non-JEDEC Standard

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2



**Document Revision History** 

# 10 Document Revision History

Table 28 lists significant changes between revisions of this document.

**Table 28. Document Revision History** 

| Revision | Date    | Change   |
|----------|---------|--|
| 2        | 7/2005  | Added footnote 3 to Table 5 (previously Table 4.5) and deleted IOL limit.  |
| 1        | 10/2002 | Added MPC850DSL. Corrected Figure 25 on page 34.   |
| 0.2      | 04/2002 | Updated power numbers and added Rev. C   |
| 0.1      | 11/2001 | Removed reference to 5 Volt tolerance capability on peripheral interface pins. Replaced SI and IDL timing diagrams with better images. Updated to new template, added this revision table. |



## THIS PAGE INTENTIONALLY LEFT BLANK

MPC850 PowerQUICC™ Integrated Communications Processor Hardware Specifications, Rev. 2