E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**


Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|--|
| Core Processor | MPC8xx |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 50MHz |
| Co-Processors/DSP | Communications; CPM |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10Mbps (1) |
| SATA | - |
| USB | USB 1.x (1) |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 95°C (TA) |
| Security Features | - |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-PBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc850dezt50bu |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Separate power supply input to operate internal logic at 2.2 V when operating at or below 25 MHz
- Can be dynamically shifted between high frequency (3.3 V internal) and low frequency (2.2 V internal) operation
- Debug interface

(GND = 0V)

- Eight comparators: four operate on instruction address, two operate on data address, and two
 operate on data
- The MPC850 can compare using the =, \neq , <, and > conditions to generate watchpoints
- Each watchpoint can generate a breakpoint internally
- 3.3-V operation with 5-V TTL compatibility on all general purpose I/O pins.

3 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC850. Table 2 provides the maximum ratings.

| Rating | Symbol | Value | Unit |
|-----------------------------------|------------------|--|------|
| Supply voltage | VDDH | -0.3 to 4.0 | V |
| | VDDL | -0.3 to 4.0 | V |
| | KAPWR | -0.3 to 4.0 | V |
| | VDDSYN | -0.3 to 4.0 | V |
| Input voltage ¹ | V _{in} | GND-0.3 to VDDH + 2.5 V | V |
| Junction temperature ² | Тј | 0 to 95 (standard) -40 to 95 (extended) | °C |
| Storage temperature range | T _{stg} | -55 to +150 | °C |

| Table 2. Maximum Ra |
|---------------------|
|---------------------|

¹ Functional operating conditions are provided with the DC electrical specifications in Table 5. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device. CAUTION: All inputs that tolerate 5 V cannot be more than 2.5 V greater than the supply voltage. This restriction

applies to power-up and normal operation (that is, if the MPC850 is unpowered, voltage greater than 2.5 V must not be applied to its inputs).

² The MPC850, a high-frequency device in a BGA package, does not provide a guaranteed maximum ambient temperature. Only maximum junction temperature is guaranteed. It is the responsibility of the user to consider power dissipation and thermal management. Junction temperature ratings are the same regardless of frequency rating of the device.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}). Table 3 provides the package thermal characteristics for the MPC850.



Thermal Characteristics

4 Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC850.

Table 3. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|-----------------|-----------------|------|
| Thermal resistance for BGA ¹ | θ _{JA} | 40 ² | °C/W |
| | θ_{JA} | 31 ³ | °C/W |
| | θ _{JA} | 24 ⁴ | °C/W |
| Thermal Resistance for BGA (junction-to-case) | θJC | 8 | °C/W |

¹ For more information on the design of thermal vias on multilayer boards and BGA layout considerations in general, refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.

² Assumes natural convection and a single layer board (no thermal vias).

³ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 20°C above ambient.

⁴ Assumes natural convection, a multilayer board with thermal vias⁴, 1 watt MPC850 dissipation, and a board temperature rise of 13°C above ambient.

 $\begin{aligned} T_J &= T_A + (P_D \bullet \theta_{JA}) \\ P_D &= (V_{DD} \bullet I_{DD}) + P_{I/O} \\ \text{where:} \end{aligned}$

 $P_{I/O}$ is the power dissipation on pins

Table 4 provides power dissipation information.

Table 4. Power Dissipation (P_D)

| Characteristic | Frequency (MHz) | Typical ¹ | Maximum ² | Unit |
|-----------------------------|-----------------|----------------------|----------------------|------|
| Power Dissipation | 33 | TBD | 515 | mW |
| All Revisions (1:1) Mode | 40 | TBD | 590 | mW |
| | 50 | TBD | 725 | mW |

¹ Typical power dissipation is measured at 3.3V

² Maximum power dissipation is measured at 3.65 V

Table 5 provides the DC electrical characteristics for the MPC850.

Table 5. DC Electrical Specifications

| Characteristic | Symbol | Min | Max | Unit |
|---|------------------------------|-------|-------|------|
| Operating voltage at 40 MHz or less | VDDH, VDDL, KAPWR, VDDSYN | 3.0 | 3.6 | V |
| Operating voltage at 40 MHz or higher | VDDH, VDDL, KAPWR, VDDSYN | 3.135 | 3.465 | V |
| Input high voltage (address bus, data bus, EXTAL, EXTCLK, and all bus control/status signals) | VIH | 2.0 | 3.6 | V |
| Input high voltage (all general purpose I/O and peripheral pins) | VIH | 2.0 | 5.5 | V |



| Characteristic | Symbol | Min | Мах | Unit |
|--|-----------------|-----------|---------|------|
| Input low voltage | VIL | GND | 0.8 | V |
| EXTAL, EXTCLK input high voltage | VIHC | 0.7*(VCC) | VCC+0.3 | V |
| Input leakage current, Vin = 5.5 V (Except TMS, $\overline{\text{TRST}}$, DSCK and DSDI pins) | l _{in} | — | 100 | μA |
| Input leakage current, Vin = $3.6V$ (Except TMS, TRST, DSCK and DSDI pins) | l _{in} | — | 10 | μA |
| Input leakage current, Vin = 0V (Except TMS, $\overline{\text{TRST}}$, DSCK and DSDI pins) | l _{in} | — | 10 | μA |
| Input capacitance | C _{in} | — | 20 | pF |
| Output high voltage, IOH = -2.0 mA, VDDH = 3.0V except XTAL, XFC, and open-drain pins | VOH | 2.4 | _ | V |
| Output low voltage CLKOUT ³ IOL = 3.2 mA^{1} IOL = 5.3 mA^{2} IOL = $7.0 \text{ mA} \text{ PA}[14]/\overline{\text{USBOE}}, \text{ PA}[12]/\text{TXD2}$ IOL = $8.9 \text{ mA} \overline{\text{TS}}, \overline{\text{TA}}, \overline{\text{TEA}}, \overline{\text{BI}}, \overline{\text{BB}}, \overline{\text{HRESET}}, \overline{\text{SRESET}}$ | VOL | _ | 0.5 | V |

Table 5. DC Electrical Specifications (continued)

 A[6:31], TSIZ0/REG, TSIZ1, D[0:31], DP[0:3]/IRQ[3:6], RD/WR, BURST, RSV/IRQ2, IP_B[0:1]/IWP[0:1]/VFLS[0:1], IP_B2/IOIS16_B/AT2, IP_B3/IWP2/VF2, IP_B4/LWP0/VF0, IP_B5/LWP1/VF1, IP_B6/DSDI/AT0, IP_B7/PTR/AT3, PA[15]/USBRXD, PA[13]/RXD2, PA[9]/L1TXDA/SMRXD2, PA[8]/L1RXDA/SMTXD2, PA[7]/CLK1/TIN1/L1RCLKA/BRGO1, PA[6]/CLK2/TOUT1/TIN3, PA[5]/CLK3/TIN2/L1TCLKA/BRGO2, PA[4]/CLK4/TOUT2/TIN4, PB[31]/SPISEL, PB[30]/SPICLK/TXD3, PB[29]/SPIMOSI /RXD3, PB[28]/SPIMISO/BRGO3, PB[27]/I2CSDA/BRGO1, PB[26]/I2CSCL/BRGO2, PB[25]/SMTXD1/TXD3, PB[24]/SMRXD1/RXD3, PB[23]/SMSYN1/SDACK1, PB[22]/SMSYN2/SDACK2, PB[19]/L1ST1, PB[18]/RTS2/L1ST2, PB[17]/L1ST3, PB[16]/L1RQa/L1ST4, PC[15]/DREQ0/L1ST5, PC[14]/DREQ1/RTS2/L1ST6, PC[13]/L1ST7/RTS3, PC[12]/L1RQa/L1ST8, PC[11]/USBRXP, PC[10]/TGATE1/USBRXN, PC[9]/CTS2, PC[8]/CD2/TGATE1, PC[7]/USBTXP, PC[6]/USBTXN, PC[5]/CTS3/L1TSYNCA/SDACK1, PC[4]/CD3/L1RSYNCA, PD[15], PD[14], PD[13], PD[12], PD[11], PD[10], PD[9], PD[8], PD[7], PD[6], PD[5], PD[4], PD[3]

- ² BDIP/GPL_B5, BR, BG, FRZ/IRQ6, CS[0:5], CS6/CE1_B, CS7/CE2_B, WE0/BS_AB0/IORD, WE1/BS_AB1/IOWR, WE2/BS_AB2/PCOE, WE3/BS_AB3/PCWE, GPL_A0/GPL_B0, OE/GPL_A1/GPL_B1, GPL_A[2:3]/GPL_B[2:3]/CS[2:3], UPWAITA/GPL_A4/AS, UPWAITB/GPL_B4, GPL_A5, ALE_B/DSCK/AT1, OP2/MODCK1/STS, OP3/MODCK2/DSDO
- 3 The MPC850 IBIS model must be used to accurately model the behavior of the Clkout output driver for the full and half drive setting. Due to the nature of the Clkout output buffer, IOH and IOL for Clkout should be extracted from the IBIS model at any output voltage level.

5 **Power Considerations**

The average chip-junction temperature, T_J, in °C can be obtained from the equation:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})(1)$$

where

 $T_{A} =$ Ambient temperature, °C



| | | 50 | MHz | 66 | MHz | 80 | MHz | | Cap Load | |
|----------|---|--------------------|---------------------|-------------|---------------------|-------|---------------------|-------|------------------------|------|
| Num | Characteristic | | | | | Min | | FFACT | (default | Unit |
| B22 | CLKOUT rising edge to \overline{CS} | Min 5.00 | Max 11.75 | Min 7.58 | Max 14.33 | 6.25 | Max 13.00 | 0.250 | 50 pF) 50.00 | ns |
| . | asserted GPCM ACS = 00 | | | | | | 0.00 | | 50.00 | |
| B22a | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 10, TRLX = 0,1 | _ | 8.00 | _ | 8.00 | | 8.00 | _ | 50.00 | ns |
| B22b | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 | 5.00 | 11.75 | 7.58 | 14.33 | 6.25 | 13.00 | 0.250 | 50.00 | ns |
| B22c | CLKOUT falling edge to \overline{CS} asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 | 7.00 | 14.00 | 11.00 | 18.00 | 9.00 | 16.00 | 0.375 | 50.00 | ns |
| B23 | CLKOUT rising edge to \overline{CS} negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0 | 2.00 | 8.00 | 2.00 | 8.00 | 2.00 | 8.00 | | 50.00 | ns |
| B24 | A[6-31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 0. | 3.00 | — | 6.00 | — | 4.00 | — | 0.250 | 50.00 | ns |
| B24a | A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 0 | 8.00 | — | 13.00 | _ | 11.00 | — | 0.500 | 50.00 | ns |
| B25 | $\frac{CLKOUT}{WE[0-3]} \text{ asserted}$ | — | 9.00 | _ | 9.00 | — | 9.00 | — | 50.00 | ns |
| B26 | CLKOUT rising edge to \overline{OE} negated | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | — | 50.00 | ns |
| B27 | A[6–31] to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 | 23.00 | — | 36.00 | — | 29.00 | — | 1.250 | 50.00 | ns |
| B27a | A[6–31] to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 | 28.00 | — | 43.00 | — | 36.00 | — | 1.500 | 50.00 | ns |
| B28 | CLKOUT rising edge to WE[0–3] negated GPCM write access CSNT = 0 | — | 9.00 | — | 9.00 | — | 9.00 | — | 50.00 | ns |
| B28a | CLKOUT falling edge to WE[0–3] negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 | 5.00 | 12.00 | 8.00 | 14.00 | 6.00 | 13.00 | 0.250 | 50.00 | ns |
| B28b | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 | _ | 12.00 | | 14.00 | _ | 13.00 | 0.250 | 50.00 | ns |

| Table 6. Bus Operation Timing | 1 | (continued) |
|-------------------------------|---|-------------|
|-------------------------------|---|-------------|



| Num | Characteristic | 50 MHz | | 66 MHz | | 80 MHz | | FFACT | Cap Load (default | Unit |
|-----|---|--------|-----|--------|-----|--------|-----|-------|----------------------|------|
| Num | Unaracteristic | Min | Max | Min | Max | Min | Max | 11401 | 50 pF) | onne |
| B42 | CLKOUT rising edge to \overline{TS} valid (hold time) | 2.00 | _ | 2.00 | _ | 2.00 | _ | — | 50.00 | ns |
| B43 | AS negation to memory controller signals negation | _ | TBD | _ | TBD | TBD | _ | — | 50.00 | ns |

 Table 6. Bus Operation Timing ¹ (continued)

The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the part. The following equations should be used in these calculations.

For a frequency F, the following equations should be applied to each one of the above parameters: For minima:

$$D = \frac{FFACTOR \times 1000}{F} + (D_{50} - 20 \times FFACTOR)$$

For maxima:

$$D = \frac{FFACTOR \times 1000}{F} + \frac{(D_{50} - 20 \times FFACTOR)}{F} + \frac{1ns(CAP \text{ LOAD} - 50) / 10}{F}$$

where:

D is the parameter value to the frequency required in ns

F is the operation frequency in MHz

D₅₀ is the parameter value defined for 50 MHz

CAP LOAD is the capacitance load on the signal in question.

FFACTOR is the one defined for each of the parameters in the table.

- ² Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
- ³ If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.
- ⁴ The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
- ⁵ The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and not when the memory controller or the PCMCIA interface drives them).
- ⁶ The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
- ⁷ The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- ⁸ The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
- ⁹ The timing B30 refers to \overline{CS} when ACS = '00' and to $\overline{WE[0:3]}$ when CSNT = '0'.
- ¹⁰ The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals.
- ¹¹ The $\overline{\text{AS}}$ signal is considered asynchronous to CLKOUT.



Figure 2 is the control timing diagram.




Figure 3 provides the timing for the external clock.




Figure 3. External Clock Timing



Bus Signal Timing




Figure 12. External Bus Read Timing (GPCM Controlled—TRLX = 1, ACS = 10, ACS = 11)



Bus Signal Timing

Figure 16 provides the timing for the external bus controlled by the UPM.




Figure 16. External Bus Timing (UPM Controlled Signals)



Table 7 provides interrupt timing for the MPC850.

| Num | Characteristic ¹ | 50 MHz | | 66MHz | | 80 N | Unit | |
|-----|--|--------|-----|-------|-----|-------|------|------|
| | Characteristic | | Max | Min | Max | Min | Max | Onic |
| 139 | IRQx valid to CLKOUT rising edge (set up time) | 6.00 | | 6.00 | _ | 6.00 | | ns |
| 140 | IRQx hold time after CLKOUT. | 2.00 | _ | 2.00 | | 2.00 | | ns |
| l41 | IRQx pulse width low | 3.00 | | 3.00 | | 3.00 | | ns |
| 142 | IRQx pulse width high | 3.00 | _ | 3.00 | | 3.00 | _ | ns |
| 143 | IRQx edge-to-edge time | 80.00 | _ | 121.0 | _ | 100.0 | _ | ns |

 Table 7. Interrupt Timing

¹ The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as level sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT.

The timings I41, I42, and I43 are specified to allow the correct function of the IRQ lines detection circuitry, and has no direct relation with the total system interrupt latency that the MPC850 is able to support

Figure 22 provides the interrupt detection timing for the external level-sensitive lines.




Figure 22. Interrupt Detection Timing for External Level Sensitive Lines

Figure 23 provides the interrupt detection timing for the external edge-sensitive lines.




Figure 23. Interrupt Detection Timing for External Edge Sensitive Lines






Figure 24 provides the PCMCIA access cycle timing for the external bus read.

Figure 24. PCMCIA Access Cycles Timing External Bus Read



Table 9 shows the PCMCIA port timing for the MPC850.

Table 9. PCMCIA Port Timing

| Num | Characteristic | 50 MHz | | 66 I | MHz | 80 I | Unit | |
|-----|--|--------|-------|-------|-------|-------|-------|------|
| | Characteristic | Min | Max | Min | Max | Min | Max | Onne |
| P57 | CLKOUT to OPx valid | _ | 19.00 | _ | 19.00 | _ | 19.00 | ns |
| P58 | HRESET negated to OPx drive ¹ | 18.00 | _ | 26.00 | _ | 22.00 | _ | ns |
| P59 | IP_Xx valid to CLKOUT rising edge | 5.00 | _ | 5.00 | _ | 5.00 | _ | ns |
| P60 | CLKOUT rising edge to IP_Xx invalid | 1.00 | _ | 1.00 | _ | 1.00 | _ | ns |

¹ OP2 and OP3 only.

Figure 27 provides the PCMCIA output port timing for the MPC850.




Figure 27. PCMCIA Output Port Timing

Figure 28 provides the PCMCIA output port timing for the MPC850.




Figure 28. PCMCIA Input Port Timing



Bus Signal Timing

Table 10 shows the debug port timing for the MPC850.

| Num | Characteristic | 50 I | 50 MHz | | 66 MHz | | 80 MHz | |
|-----|-----------------------------|-------|--------|-------|--------|-------|--------|------|
| | Characteristic | Min | Max | Min | Max | Min | Max | Unit |
| D61 | DSCK cycle time | 60.00 | | 91.00 | | 75.00 | _ | ns |
| D62 | DSCK clock pulse width | 25.00 | | 38.00 | | 31.00 | — | ns |
| D63 | DSCK rise and fall times | 0.00 | 3.00 | 0.00 | 3.00 | 0.00 | 3.00 | ns |
| D64 | DSDI input data setup time | 8.00 | _ | 8.00 | _ | 8.00 | — | ns |
| D65 | DSDI data hold time | 5.00 | _ | 5.00 | _ | 5.00 | — | ns |
| D66 | DSCK low to DSDO data valid | 0.00 | 15.00 | 0.00 | 15.00 | 0.00 | 15.00 | ns |
| D67 | DSCK low to DSDO invalid | 0.00 | 2.00 | 0.00 | 2.00 | 0.00 | 2.00 | ns |

Table 10. Debug Port Timing

Figure 29 provides the input timing for the debug port clock.




Figure 29. Debug Port Clock Input Timing

Figure 30 provides the timing for the debug port.




Figure 30. Debug Port Timings



8.3 Baud Rate Generator AC Electrical Specifications

Table 15 provides the baud rate generator timings as shown in Figure 43.

Table 15. Baud Rate Generator Timing

| Num | Characteristic | All Frequencies | | All Frequencies | | Unit |
|-----|-------------------------|-----------------|-------|-----------------|--|------|
| Num | Characteristic | Min | Max | onit | | |
| 50 | BRGO rise and fall time | _ | 10.00 | ns | | |
| 51 | BRGO duty cycle | 40.00 | 60.00 | % | | |
| 52 | BRGO cycle | 40.00 | — | ns | | |




Figure 43. Baud Rate Generator Timing Diagram

8.4 Timer AC Electrical Specifications

Table 16 provides the baud rate generator timings as shown in Figure 44.

| Num | Characteristic | All Frequ | Unit | |
|-----|------------------------------|-----------|-------|------|
| | Characteristic | Min | Мах | Unit |
| 61 | TIN/TGATE rise and fall time | 10.00 | | ns |
| 62 | TIN/TGATE low time | 1.00 | _ | clk |
| 63 | TIN/TGATE high time | 2.00 | _ | clk |
| 64 | TIN/TGATE cycle time | 3.00 | _ | clk |
| 65 | CLKO high to TOUT valid | 3.00 | 25.00 | ns |

Table 16. Timer Timing






Figure 48. SI Transmit Timing with Double Speed Clocking (DSC = 1)






Figure 52. HDLC Bus Timing Diagram

8.7 Ethernet Electrical Specifications

Table 20 provides the Ethernet timings as shown in Figure 53 to Figure 55.

| Num | Characteristic | | All Frequencies | | |
|-----|---|--------|-----------------|------|--|
| Num | | | Max | Unit | |
| 120 | CLSN width high | 40.00 | _ | ns | |
| 121 | RCLKx rise/fall time (x = 2, 3 for all specs in this table) | _ | 15.00 | ns | |
| 122 | RCLKx width low | 40.00 | | ns | |
| 123 | RCLKx clock period ¹ | 80.00 | 120.00 | ns | |
| 124 | RXDx setup time | 20.00 | | ns | |
| 125 | RXDx hold time | 5.00 | | ns | |
| 126 | RENA active delay (from RCLKx rising edge of the last data bit) | 10.00 | _ | ns | |
| 127 | RENA width low | 100.00 | _ | ns | |
| 128 | TCLKx rise/fall time | — | 15.00 | ns | |
| 129 | TCLKx width low | 40.00 | | ns | |
| 130 | TCLKx clock period ¹ | 99.00 | 101.00 | ns | |
| 131 | TXDx active delay (from TCLKx rising edge) | 10.00 | 50.00 | ns | |
| 132 | TXDx inactive delay (from TCLKx rising edge) | 10.00 | 50.00 | ns | |
| 133 | TENA active delay (from TCLKx rising edge) | 10.00 | 50.00 | ns | |






Figure 55. Ethernet Transmit Timing Diagram

8.8 SMC Transparent AC Electrical Specifications

Figure 21 provides the SMC transparent timings as shown in Figure 56.

| Num | Characteristic | All Frequ | Unit | |
|------|--|-----------|-------|------|
| Num | Characteristic | Min | Мах | Unit |
| 150 | SMCLKx clock period ¹ | 100.00 | _ | ns |
| 151 | SMCLKx width low | 50.00 | _ | ns |
| 151a | SMCLKx width high | 50.00 | _ | ns |
| 152 | SMCLKx rise/fall time | _ | 15.00 | ns |
| 153 | SMTXDx active delay (from SMCLKx falling edge) | 10.00 | 50.00 | ns |
| 154 | SMRXDx/SMSYNx setup time | 20.00 | _ | ns |
| 155 | SMRXDx/SMSYNx hold time | 5.00 | _ | ns |

| Table 21. | Serial | Management | Controller | Timing |
|-----------|--------|------------|------------|--------|
|-----------|--------|------------|------------|--------|

¹ The ratio SyncCLK/SMCLKx must be greater or equal to 2/1.



| Num | Characteristic | All Frequ | Unit | |
|-----|---------------------------|-----------|--------|------|
| | onaracteristic | Min | Мах | Cint |
| 210 | SDL/SCL fall time | _ | 300.00 | ns |
| 211 | Stop condition setup time | 4.70 | _ | μs |

Table 24. I²C Timing (SCL < 100 KHz) (CONTINUED)

SCL frequency is given by SCL = BRGCLK_frequency / ((BRG register + 3) * pre_scaler * 2). The ratio SyncClk/(BRGCLK/pre_scaler) must be greater or equal to 4/1.

Table 25 provides the I^2C (SCL > 100 KHz) timings.

Table 25. I^2C Timing (SCL > 100 KHz)

| Num | Characteristic | Expression - | All Freq | Unit | |
|-----|---|--------------|-----------------|---------------|------|
| Num | | | Min | Max | Unit |
| 200 | SCL clock frequency (slave) | fSCL | 0 | BRGCLK/48 | Hz |
| 200 | SCL clock frequency (master) ¹ | fSCL | BRGCLK/16512 | BRGCLK/48 | Hz |
| 202 | Bus free time between transmissions | | 1/(2.2 * fSCL) | — | s |
| 203 | Low period of SCL | | 1/(2.2 * fSCL) | — | s |
| 204 | High period of SCL | | 1/(2.2 * fSCL) | — | s |
| 205 | Start condition setup time | | 1/(2.2 * fSCL) | _ | s |
| 206 | Start condition hold time | | 1/(2.2 * fSCL) | _ | s |
| 207 | Data hold time | | 0 | _ | s |
| 208 | Data setup time | | 1/(40 * fSCL) | _ | s |
| 209 | SDL/SCL rise time | | — | 1/(10 * fSCL) | s |
| 210 | SDL/SCL fall time | | — | 1/(33 * fSCL) | s |
| 211 | Stop condition setup time | | 1/2(2.2 * fSCL) | _ | S |

SCL frequency is given by SCL = BrgClk_frequency / ((BRG register + 3) * pre_scaler * 2). The ratio SyncClk/(Brg_Clk/pre_scaler) must be greater or equal to 4/1.

Figure 61 shows the I^2C bus timing.





Figure 61. I²C Bus Timing Diagram



Figure 63 shows the JEDEC pinout of the PBGA package as viewed from the top surface.



For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to AN-1231/D, Plastic Ball Grid Array Application Note available from your local Freescale sales office.

Mechanical Data and Ordering Information

Figure 64 shows the non-JEDEC package dimensions of the PBGA.




Figure 64. Package Dimensions for the Plastic Ball Grid Array (PBGA)-non-JEDEC Standard



Document Revision History

THIS PAGE INTENTIONALLY LEFT BLANK