



#### Welcome to E-XFL.COM

### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Core Processor                  | MPC8xx  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 50MHz   |
| Co-Processors/DSP               | Communications; CPM   |
| RAM Controllers                 | DRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | · ·   |
| Ethernet                        | 10Mbps (1)  |
| SATA                            | - ·   |
| USB                             | USB 1.x (1)   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | -40°C ~ 95°C (TA)   |
| Security Features               | · ·   |
| Package / Case                  | 256-BBGA  |
| Supplier Device Package         | 256-PBGA (23x23)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/xpc850srcvr50bu |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

The CPM of the MPC850 supports up to seven serial channels, as follows:

- One or two serial communications controllers (SCCs). The SCCs support Ethernet, ATM (MPC850SR and MPC850DSL), HDLC and a number of other protocols, along with a transparent mode of operation.
- One USB channel
- Two serial management controllers (SMCs)
- One I<sup>2</sup>C port
- One serial peripheral interface (SPI).

Table 1 shows the functionality supported by the members of the MPC850 family.

| Part      | Number of<br>SCCs<br>Supported | Ethernet<br>Support | ATM Support | USB Support | Multi-channel<br>HDLC<br>Support | Number of<br>PCMCIA Slots<br>Supported |
|-----------|--------------------------------|---------------------|-------------|-------------|----------------------------------|--|
| MPC850    | 1                              | Yes                 | -           | Yes         | -                                | 1                                      |
| MPC850DE  | 2                              | Yes                 | -           | Yes         | -                                | 1                                      |
| MPC850SR  | 2                              | Yes                 | Yes         | Yes         | Yes                              | 1                                      |
| MPC850DSL | 2                              | Yes                 | Yes         | Yes         | No                               | 1                                      |

Table 1. MPC850 Functionality Matrix

Additional documentation may be provided for parts listed in Table 1.



| Characteristic   | Symbol          | Min       | Мах     | Unit |
|--|-----------------|-----------|---------|------|
| Input low voltage  | VIL             | GND       | 0.8     | V    |
| EXTAL, EXTCLK input high voltage   | VIHC            | 0.7*(VCC) | VCC+0.3 | V    |
| Input leakage current, Vin = 5.5 V (Except TMS, $\overline{\text{TRST}}$ , DSCK and DSDI pins)   | l <sub>in</sub> | —         | 100     | μA   |
| Input leakage current, Vin = $3.6V$ (Except TMS, TRST, DSCK and DSDI pins)   | l <sub>in</sub> | —         | 10      | μA   |
| Input leakage current, Vin = 0V (Except TMS, $\overline{\text{TRST}}$ , DSCK and DSDI pins)  | l <sub>in</sub> | —         | 10      | μA   |
| Input capacitance  | C <sub>in</sub> | —         | 20      | pF   |
| Output high voltage, IOH = -2.0 mA, VDDH = 3.0V<br>except XTAL, XFC, and open-drain pins   | VOH             | 2.4       | _       | V    |
| Output low voltage<br>CLKOUT <sup>3</sup><br>IOL = $3.2 \text{ mA}^{1}$<br>IOL = $5.3 \text{ mA}^{2}$<br>IOL = $7.0 \text{ mA} \text{ PA}[14]/\overline{\text{USBOE}}, \text{ PA}[12]/\text{TXD2}$<br>IOL = $8.9 \text{ mA} \overline{\text{TS}}, \overline{\text{TA}}, \overline{\text{TEA}}, \overline{\text{BI}}, \overline{\text{BB}}, \overline{\text{HRESET}}, \overline{\text{SRESET}}$ | VOL             | _         | 0.5     | V    |

### Table 5. DC Electrical Specifications (continued)

 A[6:31], TSIZ0/REG, TSIZ1, D[0:31], DP[0:3]/IRQ[3:6], RD/WR, BURST, RSV/IRQ2, IP\_B[0:1]/IWP[0:1]/VFLS[0:1], IP\_B2/IOIS16\_B/AT2, IP\_B3/IWP2/VF2, IP\_B4/LWP0/VF0, IP\_B5/LWP1/VF1, IP\_B6/DSDI/AT0, IP\_B7/PTR/AT3, PA[15]/USBRXD, PA[13]/RXD2, PA[9]/L1TXDA/SMRXD2, PA[8]/L1RXDA/SMTXD2, PA[7]/CLK1/TIN1/L1RCLKA/BRGO1, PA[6]/CLK2/TOUT1/TIN3, PA[5]/CLK3/TIN2/L1TCLKA/BRGO2, PA[4]/CLK4/TOUT2/TIN4, PB[31]/SPISEL, PB[30]/SPICLK/TXD3, PB[29]/SPIMOSI /RXD3, PB[28]/SPIMISO/BRGO3, PB[27]/I2CSDA/BRGO1, PB[26]/I2CSCL/BRGO2, PB[25]/SMTXD1/TXD3, PB[24]/SMRXD1/RXD3, PB[23]/SMSYN1/SDACK1, PB[22]/SMSYN2/SDACK2, PB[19]/L1ST1, PB[18]/RTS2/L1ST2, PB[17]/L1ST3, PB[16]/L1RQa/L1ST4, PC[15]/DREQ0/L1ST5, PC[14]/DREQ1/RTS2/L1ST6, PC[13]/L1ST7/RTS3, PC[12]/L1RQa/L1ST8, PC[11]/USBRXP, PC[10]/TGATE1/USBRXN, PC[9]/CTS2, PC[8]/CD2/TGATE1, PC[7]/USBTXP, PC[6]/USBTXN, PC[5]/CTS3/L1TSYNCA/SDACK1, PC[4]/CD3/L1RSYNCA, PD[15], PD[14], PD[13], PD[12], PD[11], PD[10], PD[9], PD[8], PD[7], PD[6], PD[5], PD[4], PD[3]

- <sup>2</sup> BDIP/GPL\_B5, BR, BG, FRZ/IRQ6, CS[0:5], CS6/CE1\_B, CS7/CE2\_B, WE0/BS\_AB0/IORD, WE1/BS\_AB1/IOWR, WE2/BS\_AB2/PCOE, WE3/BS\_AB3/PCWE, GPL\_A0/GPL\_B0, OE/GPL\_A1/GPL\_B1, GPL\_A[2:3]/GPL\_B[2:3]/CS[2:3], UPWAITA/GPL\_A4/AS, UPWAITB/GPL\_B4, GPL\_A5, ALE\_B/DSCK/AT1, OP2/MODCK1/STS, OP3/MODCK2/DSDO
- 3 The MPC850 IBIS model must be used to accurately model the behavior of the Clkout output driver for the full and half drive setting. Due to the nature of the Clkout output buffer, IOH and IOL for Clkout should be extracted from the IBIS model at any output voltage level.

# 5 **Power Considerations**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from the equation:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})(1)$$

where

 $T_{A} =$  Ambient temperature, °C

| NP |
|----|
|----|

| Table 6. | Bus | Operation | Timing | 1 |
|----------|-----|-----------|--------|---|
|----------|-----|-----------|--------|---|

|     |  | 50 I  | MHz   | 66 I  | MHz   | 80 1  | MHz   |       | Cap Load           |      |
|-----|--|-------|-------|-------|-------|-------|-------|-------|--------------------|------|
| Num | Characteristic   | Min   | Max   | Min   | Max   | Min   | Max   | FFACT | (default<br>50 pF) | Unit |
| B1  | CLKOUT period  | 20    | _     | 30.30 | _     | 25    | _     | _     |                    | ns   |
| B1a | EXTCLK to CLKOUT phase<br>skew (EXTCLK > 15 MHz and<br>MF <= 2)                              | -0.90 | 0.90  | -0.90 | 0.90  | -0.90 | 0.90  | _     | 50.00              | ns   |
| B1b | EXTCLK to CLKOUT phase<br>skew (EXTCLK > 10 MHz and<br>MF < 10)                              | -2.30 | 2.30  | -2.30 | 2.30  | -2.30 | 2.30  | —     | 50.00              | ns   |
| B1c | CLKOUT phase jitter (EXTCLK > 15 MHz and MF <= 2) $^{2}$                                     | -0.60 | 0.60  | -0.60 | 0.60  | -0.60 | 0.60  | _     | 50.00              | ns   |
| B1d | CLKOUT phase jitter <sup>2</sup>   | -2.00 | 2.00  | -2.00 | 2.00  | -2.00 | 2.00  | —     | 50.00              | ns   |
| B1e | CLKOUT frequency jitter (MF < 10) <sup>2</sup>   | —     | 0.50  | —     | 0.50  | _     | 0.50  | _     | 50.00              | %    |
| B1f | CLKOUT frequency jitter (10 < MF < 500) $^2$   | —     | 2.00  | —     | 2.00  | _     | 2.00  | —     | 50.00              | %    |
| B1g | CLKOUT frequency jitter (MF > 500) <sup>2</sup>  | _     | 3.00  | _     | 3.00  | _     | 3.00  | _     | 50.00              | %    |
| B1h | Frequency jitter on EXTCLK <sup>3</sup>  | —     | 0.50  | —     | 0.50  | —     | 0.50  | —     | 50.00              | %    |
| B2  | CLKOUT pulse width low   | 8.00  |       | 12.12 | —     | 10.00 |       | —     | 50.00              | ns   |
| B3  | CLKOUT width high  | 8.00  | _     | 12.12 | —     | 10.00 | _     | —     | 50.00              | ns   |
| B4  | CLKOUT rise time   | —     | 4.00  | —     | 4.00  | —     | 4.00  | —     | 50.00              | ns   |
| B5  | CLKOUT fall time   | _     | 4.00  | _     | 4.00  | —     | 4.00  | —     | 50.00              | ns   |
| B7  | CLKOUT to A[6–31],<br>RD/WR, BURST, D[0–31],<br>DP[0–3] invalid                              | 5.00  | —     | 7.58  | —     | 6.25  | _     | 0.250 | 50.00              | ns   |
| B7a | CLKOUT to TSIZ[0–1], REG,<br>RSV, AT[0–3], BDIP, PTR<br>invalid                              | 5.00  |       | 7.58  | _     | 6.25  | _     | 0.250 | 50.00              | ns   |
| B7b | CLKOUT to BR, BG, FRZ,<br>VFLS[0–1], VF[0–2] IWP[0–2],<br>LWP[0–1], STS invalid <sup>4</sup> | 5.00  |       | 7.58  | _     | 6.25  | _     | 0.250 | 50.00              | ns   |
| B8  | CLKOUT to A[6–31],<br>RD/WR, BURST, D[0–31],<br>DP[0–3] valid                                | 5.00  | 11.75 | 7.58  | 14.33 | 6.25  | 13.00 | 0.250 | 50.00              | ns   |
| B8a | CLKOUT to TSIZ[0-1], REG,<br>RSV, AT[0-3] BDIP, PTR valid                                    | 5.00  | 11.75 | 7.58  | 14.33 | 6.25  | 13.00 | 0.250 | 50.00              | ns   |
| B8b | CLKOUT to BR, BG,<br>VFLS[0–1], VF[0–2], IWP[0–2],<br>FRZ, LWP[0–1], STS valid <sup>4</sup>  | 5.00  | 11.74 | 7.58  | 14.33 | 6.25  | 13.00 | 0.250 | 50.00              | ns   |



**Bus Signal Timing** 

|      | Characteristic  | 50 MHz 66 MHz |       |       | 80 1  | MHz   |       | Cap Load |                    |      |
|------|---|---------------|-------|-------|-------|-------|-------|----------|--------------------|------|
| Num  |   | Min           | Max   | Min   | Max   | Min   | Max   | FFACT    | (default<br>50 pF) | Unit |
| B31  | CLKOUT falling edge to $\overline{CS}$ valid - as requested by control bit CST4 in the corresponding word in the UPM                    | 1.50          | 6.00  | 1.50  | 6.00  | 1.50  | 6.00  | _        | 50.00              | ns   |
| B31a | CLKOUT falling edge to $\overline{CS}$<br>valid - as requested by control<br>bit CST1 in the corresponding<br>word in the UPM           | 5.00          | 12.00 | 8.00  | 14.00 | 6.00  | 13.00 | 0.250    | 50.00              | ns   |
| B31b | CLKOUT rising edge to $\overline{CS}$ valid<br>- as requested by control bit<br>CST2 in the corresponding<br>word in the UPM            | 1.50          | 8.00  | 1.50  | 8.00  | 1.50  | 8.00  | _        | 50.00              | ns   |
| B31c | CLKOUT rising edge to CS valid<br>- as requested by control bit<br>CST3 in the corresponding<br>word in the UPM                         | 5.00          | 12.00 | 8.00  | 14.00 | 6.00  | 13.00 | 0.250    | 50.00              | ns   |
| B31d | CLKOUT falling edge to $\overline{CS}$<br>valid - as requested by control<br>bit CST1 in the corresponding<br>word in the UPM EBDF = 1  | 9.00          | 14.00 | 13.00 | 18.00 | 11.00 | 16.00 | 0.375    | 50.00              | ns   |
| B32  | CLKOUT falling edge to $\overline{\text{BS}}$<br>valid - as requested by control<br>bit BST4 in the corresponding<br>word in the UPM    | 1.50          | 6.00  | 1.50  | 6.00  | 1.50  | 6.00  | _        | 50.00              | ns   |
| B32a | CLKOUT falling edge to $\overline{BS}$<br>valid - as requested by control<br>bit BST1 in the corresponding<br>word in the UPM, EBDF = 0 | 5.00          | 12.00 | 8.00  | 14.00 | 6.00  | 13.00 | 0.250    | 50.00              | ns   |
| B32b | CLKOUT rising edge to BS valid<br>- as requested by control bit<br>BST2 in the corresponding<br>word in the UPM                         | 1.50          | 8.00  | 1.50  | 8.00  | 1.50  | 8.00  | —        | 50.00              | ns   |
| B32c | CLKOUT rising edge to BS valid<br>- as requested by control bit<br>BST3 in the corresponding<br>word in the UPM                         | 5.00          | 12.00 | 8.00  | 14.00 | 6.00  | 13.00 | 0.250    | 50.00              | ns   |
| B32d | CLKOUT falling edge to $\overline{BS}$<br>valid - as requested by control<br>bit BST1 in the corresponding<br>word in the UPM, EBDF = 1 | 9.00          | 14.00 | 13.00 | 18.00 | 11.00 | 16.00 | 0.375    | 50.00              | ns   |
| B33  | CLKOUT falling edge to GPL<br>valid - as requested by control<br>bit GxT4 in the corresponding<br>word in the UPM                       | 1.50          | 6.00  | 1.50  | 6.00  | 1.50  | 6.00  |          | 50.00              | ns   |

| Table 6. | <b>Bus Operation</b> | Timing | <sup>1</sup> (continued) |
|----------|----------------------|--------|--------------------------|
|----------|----------------------|--------|--------------------------|



| Num | Characteristic  | 50 MHz |     | 66 MHz |     | 80 MHz |     | FFACT | Cap Load<br>(default | Unit |
|-----|---|--------|-----|--------|-----|--------|-----|-------|----------------------|------|
| Num | Unaracteristic  | Min    | Max | Min    | Max | Min    | Max | TIACI | 50 pF)               | onit |
| B42 | CLKOUT rising edge to $\overline{TS}$ valid (hold time) | 2.00   | _   | 2.00   | _   | 2.00   | _   | _     | 50.00                | ns   |
| B43 | AS negation to memory controller signals negation       | _      | TBD | _      | TBD | TBD    | _   | —     | 50.00                | ns   |

 Table 6. Bus Operation Timing <sup>1</sup> (continued)

The minima provided assume a 0 pF load, whereas maxima assume a 50pF load. For frequencies not marked on the part, new bus timing must be calculated for all frequency-dependent AC parameters. Frequency-dependent AC parameters are those with an entry in the FFactor column. AC parameters without an FFactor entry do not need to be calculated and can be taken directly from the frequency column corresponding to the frequency marked on the part. The following equations should be used in these calculations.

For a frequency F, the following equations should be applied to each one of the above parameters: For minima:

$$D = \frac{FFACTOR \times 1000}{F} + (D_{50} - 20 \times FFACTOR)$$

For maxima:

$$D = \frac{FFACTOR \times 1000}{F} + \frac{(D_{50} - 20 \times FFACTOR)}{F} + \frac{1ns(CAP \text{ LOAD} - 50) / 10}{F}$$

where:

D is the parameter value to the frequency required in ns

F is the operation frequency in MHz

D<sub>50</sub> is the parameter value defined for 50 MHz

CAP LOAD is the capacitance load on the signal in question.

FFACTOR is the one defined for each of the parameters in the table.

- <sup>2</sup> Phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed value.
- <sup>3</sup> If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.
- <sup>4</sup> The timing for BR output is relevant when the MPC850 is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC850 is selected to work with internal bus arbiter.
- <sup>5</sup> The setup times required for TA, TEA, and BI are relevant only when they are supplied by an external device (and not when the memory controller or the PCMCIA interface drives them).
- <sup>6</sup> The timing required for BR input is relevant when the MPC850 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC850 is selected to work with the external bus arbiter.
- <sup>7</sup> The D[0–31] and DP[0–3] input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- <sup>8</sup> The D[0:31] and DP[0:3] input timings B20 and B21 refer to the falling edge of CLKOUT. This timing is valid only for read accesses controlled by chip-selects controlled by the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.
- <sup>9</sup> The timing B30 refers to  $\overline{CS}$  when ACS = '00' and to  $\overline{WE[0:3]}$  when CSNT = '0'.
- <sup>10</sup> The signal UPWAIT is considered asynchronous to CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals.
- <sup>11</sup> The  $\overline{\text{AS}}$  signal is considered asynchronous to CLKOUT.



Figure 2 is the control timing diagram.




Figure 3 provides the timing for the external clock.





Figure 3. External Clock Timing



Figure 6 provides the timing for the synchronous input signals.



# Figure 6. Synchronous Input Signals Timing

Figure 7 provides normal case timing for input data.




Figure 7. Input Data Timing in Normal Case



**Bus Signal Timing** 

Figure 8 provides the timing for the input data controlled by the UPM in the memory controller.




Figure 8. Input Data Timing when Controlled by UPM in the Memory Controller

Figure 9 through Figure 12 provide the timing for the external bus read controlled by various GPCM factors.





Figure 9. External Bus Read Timing (GPCM Controlled—ACS = 00)








Figure 15. External Bus Write Timing (GPCM Controlled—TRLX = 1, CSNT = 1)



Table 11 shows the reset timing for the MPC850.

Table 11. Reset Timing

| Num | Characteristic  | 50 I   | ЛНz   | 66MHz  |       | 80 1   | MHz   | FFACTOR | Unit |
|-----|---|--------|-------|--------|-------|--------|-------|---------|------|
| Num | Characteristic  | Min    | Max   | Min    | Max   | Min    | Max   | FRETOR  | Unit |
| R69 | CLKOUT to HRESET high impedance   | —      | 20.00 | _      | 20.00 | —      | 20.00 |         | ns   |
| R70 | CLKOUT to SRESET high impedance   | —      | 20.00 | —      | 20.00 | —      | 20.00 | —       | ns   |
| R71 | RSTCONF pulse width   | 340.00 |       | 515.00 | _     | 425.00 | _     | 17.000  | ns   |
| R72 |   | —      |       | —      | _     | —      | _     | —       |      |
| R73 | Configuration data to HRESET rising edge set up time                                      | 350.00 | _     | 505.00 | _     | 425.00 |       | 15.000  | ns   |
| R74 | Configuration data to RSTCONF rising edge set up time                                     | 350.00 | _     | 350.00 | _     | 350.00 |       | —       | ns   |
| R75 | Configuration data hold time after<br>RSTCONF negation                                    | 0.00   |       | 0.00   | —     | 0.00   |       | —       | ns   |
| R76 | Configuration data hold time after<br>HRESET negation                                     | 0.00   |       | 0.00   | —     | 0.00   |       | —       | ns   |
| R77 | HRESET and RSTCONF asserted to data out drive   | —      | 25.00 | _      | 25.00 | —      | 25.00 | —       | ns   |
| R78 | RSTCONF negated to data out high impedance.   | _      | 25.00 | _      | 25.00 | _      | 25.00 | —       | ns   |
| R79 | CLKOUT of last rising edge before chip<br>tristates HRESET to data out high<br>impedance. | _      | 25.00 | _      | 25.00 | _      | 25.00 | _       | ns   |
| R80 | DSDI, DSCK set up   | 60.00  |       | 90.00  | —     | 75.00  |       | 3.000   | ns   |
| R81 | DSDI, DSCK hold time  | 0.00   | _     | 0.00   | —     | 0.00   | _     | —       | ns   |
| R82 | SRESET negated to CLKOUT rising edge for DSDI and DSCK sample                             | 160.00 |       | 242.00 | —     | 200.00 | _     | 8.000   | ns   |






Figure 40. SDACK Timing Diagram—Peripheral Write, TA Sampled Low at the Falling Edge of the Clock







Figure 41. SDACK Timing Diagram—Peripheral Write, TA Sampled High at the Falling Edge of the Clock










Figure 46. SI Receive Timing with Double-Speed Clocking (DSC = 1)






Figure 48. SI Transmit Timing with Double Speed Clocking (DSC = 1)



# 8.6 SCC in NMSI Mode Electrical Specifications

Table 18 provides the NMSI external clock timing.

| Num | Characteristic  | All Frequencie | Unit  |    |
|-----|---|----------------|-------|----|
| Num | onaracteristic  | Min            | Ont   |    |
| 100 | RCLKx and TCLKx frequency $^{1}$ (x = 2, 3 for all specs in this table) | 1/SYNCCLK      | -     | ns |
| 101 | RCLKx and TCLKx width low   | 1/SYNCCLK +5   | _     | ns |
| 102 | RCLKx and TCLKx rise/fall time  | _              | 15.00 | ns |
| 103 | TXDx active delay (from TCLKx falling edge)                             | 0.00           | 50.00 | ns |
| 104 | RTSx active/inactive delay (from TCLKx falling edge)                    | 0.00           | 50.00 | ns |
| 105 | CTSx setup time to TCLKx rising edge                                    | 5.00           |       | ns |
| 106 | RXDx setup time to RCLKx rising edge                                    | 5.00           | _     | ns |
| 107 | RXDx hold time from RCLKx rising edge <sup>2</sup>                      | 5.00           | _     | ns |
| 108 | CDx setup time to RCLKx rising edge                                     | 5.00           | _     | ns |

<sup>1</sup> The ratios SyncCLK/RCLKx and SyncCLK/TCLKx must be greater than or equal to 2.25/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signal.

Table 19 provides the NMSI internal clock timing.


Table 19. NMSI Internal Clock Timing


| Num | Characteristic   | All Frequencies |           | Unit |
|-----|--|-----------------|-----------|------|
|     |  | Min             | Мах       | onn  |
| 100 | RCLKx and TCLKx frequency $1 (x = 2, 3 \text{ for all specs in this table})$ | 0.00            | SYNCCLK/3 | MHz  |
| 102 | RCLKx and TCLKx rise/fall time   |                 | —         | ns   |
| 103 | TXDx active delay (from TCLKx falling edge)                                  | 0.00            | 30.00     | ns   |
| 104 | RTSx active/inactive delay (from TCLKx falling edge)                         | 0.00            | 30.00     | ns   |
| 105 | CTSx setup time to TCLKx rising edge   | 40.00           | —         | ns   |
| 106 | RXDx setup time to RCLKx rising edge   | 40.00           | —         | ns   |
| 107 | RXDx hold time from RCLKx rising edge <sup>2</sup>                           | 0.00            | —         | ns   |
| 108 | CDx setup time to RCLKx rising edge  | 40.00           | —         | ns   |

<sup>1</sup> The ratios SyncCLK/RCLKx and SyncCLK/TCLK1x must be greater or equal to 3/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.









| Num | Characteristic            | All Frequencies |        | Unit |
|-----|---------------------------|-----------------|--------|------|
|     |                           | Min             | Мах    | Onit |
| 210 | SDL/SCL fall time         | _               | 300.00 | ns   |
| 211 | Stop condition setup time | 4.70            | _      | μs   |

Table 24. I<sup>2</sup>C Timing (SCL < 100 KHz) (CONTINUED)

SCL frequency is given by SCL = BRGCLK\_frequency / ((BRG register + 3) \* pre\_scaler \* 2). The ratio SyncClk/(BRGCLK/pre\_scaler) must be greater or equal to 4/1.

Table 25 provides the  $I^2C$  (SCL > 100 KHz) timings.

Table 25.  $I^2C$  Timing (SCL > 100 KHz)

| Num | Characteristic                            | Expression | All Frequencies |               | Unit |
|-----|---|------------|-----------------|---------------|------|
|     |   |            | Min             | Max           | Unit |
| 200 | SCL clock frequency (slave)               | fSCL       | 0               | BRGCLK/48     | Hz   |
| 200 | SCL clock frequency (master) <sup>1</sup> | fSCL       | BRGCLK/16512    | BRGCLK/48     | Hz   |
| 202 | Bus free time between transmissions       |            | 1/(2.2 * fSCL)  | —             | s    |
| 203 | Low period of SCL                         |            | 1/(2.2 * fSCL)  | —             | s    |
| 204 | High period of SCL                        |            | 1/(2.2 * fSCL)  | —             | s    |
| 205 | Start condition setup time                |            | 1/(2.2 * fSCL)  | _             | s    |
| 206 | Start condition hold time                 |            | 1/(2.2 * fSCL)  | _             | s    |
| 207 | Data hold time                            |            | 0               | _             | s    |
| 208 | Data setup time                           |            | 1/(40 * fSCL)   | _             | s    |
| 209 | SDL/SCL rise time                         |            | —               | 1/(10 * fSCL) | s    |
| 210 | SDL/SCL fall time                         |            | —               | 1/(33 * fSCL) | s    |
| 211 | Stop condition setup time                 |            | 1/2(2.2 * fSCL) | _             | S    |

SCL frequency is given by SCL = BrgClk\_frequency / ((BRG register + 3) \* pre\_scaler \* 2). The ratio SyncClk/(Brg\_Clk/pre\_scaler) must be greater or equal to 4/1.

Figure 61 shows the  $I^2C$  bus timing.




Figure 61. I<sup>2</sup>C Bus Timing Diagram

### Mechanical Data and Ordering Information

Figure 64 shows the non-JEDEC package dimensions of the PBGA.




Figure 64. Package Dimensions for the Plastic Ball Grid Array (PBGA)-non-JEDEC Standard



**Document Revision History** 

# THIS PAGE INTENTIONALLY LEFT BLANK

#### How to Reach Us:

Home Page: www.freescale.com

email: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 (800) 441-2447 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MPC850EC Rev. 2 07/2005 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2005.

