



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	37
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f303cbt7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	package outline.	. 134
Figure 49.	WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale	
-	package recommended footprint	. 136
Figure 50.	WLCSP100, 0.4 mm pitch wafer level chip scale package	
U	top view example	. 137



2 Description

The STM32F303xB/STM32F303xC family is based on the high-performance ARM[®] Cortex[®]-M4 32-bit RISC core with FPU operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 40 Kbytes of SRAM) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer up to four fast 12-bit ADCs (5 Msps), seven comparators, four operational amplifiers, up to two DAC channels, a low-power RTC, up to five general-purpose 16-bit timers, one general-purpose 32-bit timer, and two timers dedicated to motor control. They also feature standard and advanced communication interfaces: up to two I²Cs, up to three SPIs (two SPIs are with multiplexed full-duplex I2Ss), three USARTs, up to two UARTs, CAN and USB. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.

The STM32F303xB/STM32F303xC family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F303xB/STM32F303xC family offers devices in four packages ranging from 48 pins to 100 pins.

The set of included peripherals changes with the device chosen.



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU with embedded Flash and SRAM

The ARM Cortex-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F303xB/STM32F303xC family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F303xB/STM32F303xC family devices.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

All STM32F303xB/STM32F303xC devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).



DocID023353 Rev 13

3.13 Fast analog-to-digital converter (ADC)

four fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F303xB/STM32F303xC family devices. The ADCs have up to 39 external channels. Some of the external channels are shared between ADC1&2 and between ADC3&4. Channels can be configured to be either single-ended input or differential input. The ADCs can perform conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16, $V_{BAT/2}$ connected to ADC1 channel 17, Voltage reference V_{REFINT} connected to the 4 ADCs channel 18, VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2 channel 17, VREFOPAMP3 connected to ADC3 channel 17 and VREFOPAMP4 connected to ADC4 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller. 3 analog watchdogs per ADC are available.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers and the advanced-control timers (TIM1 and TIM8) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.13.1 Temperature sensor

The temperature sensor (TS) generates a voltage $V_{\mbox{SENSE}}$ that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.13.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADCx_IN18, x=1...4 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.



3.16 Fast comparators (COMP)

The STM32F303xB/STM32F303xC devices embed seven fast rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pin
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 28: Embedded internal reference voltage on page 62* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined per pair into a window comparator

3.17 Timers and watchdogs

The STM32F303xB/STM32F303xC includes two advanced control timers, up to six generalpurpose timers, two basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
Advanced	TIM1, TIM8	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General- purpose	heral- pose TIM2 32-bit Up, Down, Up, Down, Up/Down Any integer between 1 and 65536		Yes	4	No		
General- purpose	TIM3, TIM4	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose TIM15		16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

 Table 5. Timer feature comparison

Note: TIM1/8 can have PLL as clock source, and therefore can be clocked at 144 MHz.

DocID023353 Rev 13



3.22 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex and full duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

Refer to *Table 9* for the features available in SPI1, SPI2 and SPI3.

SPI features ⁽¹⁾	SPI1	SPI2	SPI3
Hardware CRC calculation	Х	Х	Х
Rx/Tx FIFO	Х	Х	Х
NSS pulse mode	Х	Х	Х
I2S mode	-	Х	Х
TI mode	Х	Х	Х

Table 9. STM32F303xB/STM32F303xC SPI/I2S implementation

1. X = supported.

3.23 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.24 Universal serial bus (USB)

The STM32F303xB/STM32F303xC devices embed an USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator). The USB has a dedicated 512-bytes SRAM memory for data transmission and reception.



3.25 Infrared Transmitter

The STM32F303xB/STM32F303xC devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.



Figure 3. Infrared transmitter

3.26 Touch sensing controller (TSC)

The STM32F303xB/STM32F303xC devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.



4 Pinouts and pin description







	Table 19. Alternate functions for port F								
Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7		
PF0	-	-	-	I2C2_SDA	-	TIM1_CH3N	-		
PF1	-	-	-	I2C2_SCL	-	-	-		
PF2	EVENTOUT	-	-	-	-	-	-		
PF4	EVENTOUT	COMP1_OUT	-	-	-	-	-		
PF6	EVENTOUT	TIM4_CH4	-	I2C2_SCL	-	-	USART3_RTS_DE		
PF9	EVENTOUT	-	TIM15_CH1	-	SPI2_SCK	-	-		
PF10	EVENTOUT	-	TIM15_CH2	-	SPI2_SCK	-	-		

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 25* are derived from tests performed under the ambient temperature condition summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Мах	Unit
t	V_{DD} rise time rate		0	8	
t _{VDD}	V _{DD} fall time rate	-	20	∞	uc//
+	V _{DDA} rise time rate		0	∞	μ5/ ν
*VDDA	V _{DDA} fall time rate	-	20	∞	

Table 25. Operating conditions at power-up / power-down

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR/PDR} ⁽¹⁾	Power on/power down	Falling edge	1.8 ⁽²⁾	1.88	1.96	V
	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽¹⁾	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} ⁽³⁾	POR reset temporization	-	1.5	2.5	4.5	ms

 Table 26. Embedded reset and power control block characteristics

1. The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only $V_{\text{DD}}.$

2. The product behavior is guaranteed by design down to the minimum $V_{\text{POR/PDR}}$ value.

3. Guaranteed by design.



Symbol		neter Conditions	Typ @V _{DD} (V _{DD} =V _{DDA})						Max ⁽¹⁾			
	Parameter		2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
I _{DD}	Supply current in Stop mode	Regulator in run mode, all oscillators OFF	20.05	20.33	20.42	20.50	20.67	20.80	44.2 ⁽²⁾	350	735 ⁽²⁾	
		Stop mode	Regulator in low-power mode, all oscillators OFF	7.63	7.77	7.90	8.07	8.17	8.33	30.6 ⁽²⁾	335	720 ⁽²⁾
	Supply	LSI ON and IWDG ON	0.80	0.96	1.09	1.23	1.37	1.51	-	-	-	P
	current in Standby mode	LSI OFF and IWDG OFF	0.60	0.74	0.83	0.93	1.02	1.11	5.0 ⁽²⁾	7.8	13.3 ⁽²⁾	

Table 32	Typical and	maximum V	consumption	in Sto	n and Standh	v modes
Table JZ.	i ypicai anu) ՇԾութաութութո		p and Stands	y moues

1. Guaranteed by characterization results unless otherwise specified.

2. Data based on characterization results and tested in production.

				Typ @V _{DD} (V _{DD} = V _{DDA})						Max ⁽¹⁾				
Symbol Parameter			Conditions	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	Т _А = 85 °С	T _A = 105 °C	Unit	
	Supply	NO	Regulator in run mode, all oscillators OFF	1.81	1.95	2.07	2.20	2.35	2.52	3.7	5.5	8.8		
	current in Stop mode	onitoring (Regulator in low-power mode, all oscillators OFF	1.81	1.95	2.07	2.20	2.35	2.52	3.7	5.5	8.8		
	Supply E		LSI ON and IWDG ON	2.22	2.42	2.59	2.78	3.0	3.24	-	-	-		
	Standby >	Standby >	V _{DD}	LSI OFF and IWDG OFF	1.69	1.82	1.94	2.08	2.23	2.40	3.5	5.4	9.2	
'DDA	Supply	ΕF	Regulator in run mode, all oscillators OFF	1.05	1.08	1.10	1.15	1.22	1.29	-	-	-	μΑ	
c s s c s n	current in Stop mode .	current in Stop mode	nitoring C	Regulator in low-power mode, all oscillators OFF	1.05	1.08	1.10	1.15	1.22	1.29	-	-	-	
	Supply	om ₄	LSI ON and IWDG ON	1.44	1.52	1.60	1.71	1.84	1.98	-	-	-		
	current in Standby mode	V _{DD}	LSI OFF and IWDG OFF	0.93	0.95	0.98	1.02	1.08	1.15	-	-	-		

Table 33. Typical and maximum V_{DDA} consumption in Stop and Standby modes

1. Guaranteed by characterization results.

The total consumption is the sum of IDD and IDDA.



6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 49*. They are based on the EMS levels and classes defined in the application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T _A = +25°C, f _{HCLK} = 72 MHz conforms to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T _A = +25°C, f _{HCLK} = 72 MHz conforms to IEC 61000-4-4	4A

Table 49. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8/72 MHz	Unit
S _{EMI}	Peak level	V _{DD} = 3.6 V, T _A = 25 °C, LQFP100 package compliant with IEC 61967-2	0.1 to 30 MHz	7	
			30 to 130 MHz	20	dBµV
			130 MHz to 1GHz	27	
			SAE EMI Level	4	-

Table 50. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1 standard.

Symbol	Ratings Conditions			Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \ ^{\circ}C$, conforming to JESD22-A114		2	2000	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	$T_{\rm r} = \pm 25 ^{\circ} C_{\rm r}$ conforming	WLCSP100 package	3	250	v
		to ANSI/ESD STM5.3.1	Packages except WLCSP100	4	500	

Table 51. ESD absolute maximum ratings

1. Guaranteed by characterization results.



6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under the conditions summarized in *Table 24*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	Low level input voltage	TC and TTa I/O	-	-	0.3 V _{DD} +0.07 ⁽¹⁾	
		FT and FTf I/O -		-	0.475 V_{DD}-0.2 $^{(1)}$	
		BOOT0	-	-	$0.3 V_{DD}$ – $0.3 (1)$	
		All I/Os except BOOT0	-	-	0.3 V _{DD} ⁽²⁾	V
		TC and TTa I/O	0.445 V _{DD} +0.398 ⁽¹⁾	-	-	v
V	High level input	FT and FTf I/O	0.5 V _{DD} +0.2 ⁽¹⁾	-	-	
VIН	voltage	BOOT0	0.2 V _{DD} +0.95 ⁽¹⁾	-	-	
		All I/Os except BOOT0	0.7 V _{DD} ⁽²⁾	-	-	
	Schmitt trigger hysteresis	TC and TTa I/O	-	200 (1)	-	
V _{hys}		FT and FTf I/O	-	100 ⁽¹⁾	-	mV
		BOOT0	-	300 (1)	-	
	Input leakage current ⁽³⁾	TC, FT and FTf I/O	_	_	+0.1	
		V _{SS} ≤V _{IN} ≤V _{DD}	_	-	±0.1	
		TTa I/O in digital mode	-	-	1	
l _{lkg}		V _{DD} ≤V _{IN} ≤V _{DDA}				μA
		TTa I/O in analog mode	-	-	±0.2	
		VSS ≤VIN ≤VDDA				-
		FT and FTf I/O ⁽⁴⁾	-	-	10	
		VDD ZVIN ZO V				
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

Table 54. I/O static characteristics

1. Data based on design simulation.

2. Tested in production.

3. Leakage could be higher than the maximum value. if negative current is injected on adjacent pins. Refer to Table 53: I/O current injection susceptibility.

4. To sustain a voltage higher than V_{DD} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).





Figure 23. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 54*).

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 24*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-	-	0.3V _{DD} + 0.07 ⁽¹⁾	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	0.445V _{DD} + 0.398 ⁽¹⁾	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	-	500 ⁽¹⁾	-	-	ns

Table 57. NRST pin characteristics

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).





Figure 32. ADC typical current consumption on VDDA pin

Figure 33. ADC typical current consumption on VREF+ pin





Symbol	Parameter	Conditions			Min ⁽⁴⁾	Max (4)	Unit
			Single ended	Fast channel 5.1 Ms	-	±6.5	
Тс	Total		Single ended	Slow channel 4.8 Ms	-	±6.5	-
	error		Differential	Fast channel 5.1 Ms	-	±4	
			Dillerential	Slow channel 4.8 Ms	-	±4.5	
			Oin als surded	Fast channel 5.1 Ms	-	±3	
FO	Offect error		Single ended	Slow channel 4.8 Ms	-	±3	
EO	Oliset entor		Differential	Fast channel 5.1 Ms	-	±2.5	-
			Differential	Slow channel 4.8 Ms	-	±2.5	-
			Cingle ended	Fast channel 5.1 Ms	-	±6	- LSB
ГО	Coin orror		Single ended	Slow channel 4.8 Ms	-	±6	
EG	Gain error		Differential	Fast channel 5.1 Ms	-	±3.5	
				Slow channel 4.8 Ms	_	±4	
Differer ED linearity error		Differential nearity rror ADC clock freq. \leq 72 MHz, Sampling freq. \leq 5 Msps 2.0 V \leq V _{DDA} \leq 3.6 V 64-pin package	Single ended	Fast channel 5.1 Ms	-	±1.5	
	Differential linearity error			Slow channel 4.8 Ms	-	±1.5	
			Differential	Fast channel 5.1 Ms	-	±1.5	
				Slow channel 4.8 Ms	-	±1.5	
EL line err		integral inearity error	Single ended	Fast channel 5.1 Ms	-	±3	
	Integral linearity error			Slow channel 4.8 Ms	-	±3.5	
				Fast channel 5.1 Ms	-	±2	
			Differential	Slow channel 4.8 Ms	-	±2.5	-
			Single ended	Fast channel 5.1 Ms	10.4	-	- bits
ENOB	Effective	Effective number of bits Signal-to- noise and distortion		Slow channel 4.8 Ms	10.4	-	
(5)	bits		Differential	Fast channel 5.1 Ms	10.8	-	
				Slow channel 4.8 Ms	10.8	-	
	0		Single ended	Fast channel 5.1 Ms	64	-	- dB
SINAD	noise and			Slow channel 4.8 Ms	63	-	
(5)	distortion		Differential	Fast channel 5.1 Ms	67	-	
	ratio			Slow channel 4.8 Ms	67	-	

Table 73. ADC accuracy, 64-pin packages⁽¹⁾⁽²⁾⁽³⁾



Marking of engineering samples

The following figure gives an example of topside marking orientation versus ball A1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 115 \text{ °C}$ (measured according to JESD51-2), $I_{DDmax} = 20 \text{ mA}, V_{DD} = 3.5 \text{ V}$, maximum 9 I/Os used at the same time in output at low level with $I_{OL} = 8 \text{ mA}, V_{OL} = 0.4 \text{ V}$ $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ $P_{IOmax} = 9 \times 8 \text{ mA} \times 0.4 \text{ V} = 28.8 \text{ mW}$ This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 28.8 \text{ mW}$: $P_{Dmax} = 70 + 28.8 = 98.8 \text{ mW}$

Thus: P_{Dmax} = 98.8 mW

Using the values obtained in *Table 86* T_{Jmax} is calculated as follows:

For LQFP100, 41°C/W

This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Ordering information*).



9 Revision history

Date	Revision	Changes
22-Jun-2012	1	Initial release
07-Sep-2012	2	Modified Features on cover page. Modified Table 2: STM32F301xx family device features and peripheral counts Added clock tree to Section 3.9: Clocks and startup Added Table 10: STM32F302xB/STM32F302xC 12C implementation Added Table 11: USART features Added Table 12: STM32F302xB/STM32F302xC SPI/I2S implementation Modified Table 13: Capacitive sensing GPIOs available on STM32F302xB/STM32F302xC devices Modified Table 16: STM32F302xC devices Modified Table 16: STM32F302xB/STM32F302xC pin definitions Modified Table 16: STM32F302xB/STM32F302xC pin definitions Modified Table 16: STM32F302xB/STM32F302xC pin definitions Modified Table 21: Voltage characteristics Modified Table 22: Current characteristics Modified Table 22: Current characteristics Modified Table 25: Operating conditions at power-up / power-down Added footnote to Table 31: Typical and maximum current consumption from the VDDA supply Added footnote to Table 31: Typical and maximum current consumption in Sleep mode, code running from Flash or RAM Removed table "Switching output I/O current consumption" and table "Peripheral current consumption" Added note under Figure 17: Typical application with a 32.768 kHz crystal Updated Table 49: HSI oscillator characteristics Updated Table 49: HSI oscillator characteristics Updated Table 52: Electrical sensitivities Updated Table 53: I/O current injection suceptibility Updated Table 54: I/O static characteristics Updated Table 55: Output voltage characteristics Updated Table 55: Output voltage characteristics Updated Table 55: NRST pin characteristics Updated Table 55: Cutput voltage characteristics Updated Table 55: Cutput voltage characteristics Updated Table 55: NRST pin characteristics Updated Table 55: NRST pin characteristics Updated Table 55: NRST pin characte
21-Sep-2012	3	Updated Table 63: SPI characteristics

Table 88. Document revision history

