



Welcome to **E-XFL.COM**

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	520
Total RAM Bits	-
Number of I/O	52
Number of Gates	20000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	81-WFBGA, CSBGA
Supplier Device Package	81-CSP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agln020v2-csg81i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flash*Freeze Technology

The IGLOO nano device has an ultra-low power static mode, called Flash*Freeze mode, which retains all SRAM and register information and can still quickly return to normal operation. Flash*Freeze technology enables the user to quickly (within 1 μ s) enter and exit Flash*Freeze mode by activating the Flash*Freeze pin while all power supplies are kept at their original values. I/Os, global I/Os, and clocks can still be driven and can be toggling without impact on power consumption, and the device retains all core registers, SRAM information, and I/O states. I/Os can be individually configured to either hold their previous state or be tristated during Flash*Freeze mode.

Alternatively, I/Os can be set to a specific state using weak pull-up or pull-down I/O attribute configuration. No power is consumed by the I/O banks, clocks, JTAG pins, or PLL, and the device consumes as little as $2~\mu W$ in this mode.

Flash*Freeze technology allows the user to switch to Active mode on demand, thus simplifying the power management of the device.

The Flash*Freeze pin (active low) can be routed internally to the core to allow the user's logic to decide when it is safe to transition to this mode. Refer to Figure 1-5 for an illustration of entering/exiting Flash*Freeze mode. It is also possible to use the Flash*Freeze pin as a regular I/O if Flash*Freeze mode usage is not planned.




Figure 1-5 • IGLOO nano Flash*Freeze Mode

VersaTiles

The IGLOO nano core consists of VersaTiles, which have been enhanced beyond the ProASIC entry to the IGLOO nano VersaTile supports the following:

- · All 3-input logic functions—LUT-3 equivalent
- · Latch with clear or set
- · D-flip-flop with clear or set
- · Enable D-flip-flop with clear or set

Refer to Figure 1-6 for VersaTile configurations.




Figure 1-6 • VersaTile Configurations

1-6 Revision 19



The inputs of the six CCC blocks are accessible from the FPGA core or from dedicated connections to the CCC block, which are located near the CCC.

The CCC block has these key features:

- Wide input frequency range ($f_{IN CCC}$) = 1.5 MHz up to 250 MHz
- Output frequency range (f_{OUT CCC}) = 0.75 MHz up to 250 MHz
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle = 50% ± 1.5% or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time is 300 µs (for PLL only)
- Exceptional tolerance to input period jitter—allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × 250 MHz / f_{OUT_CCC} (for PLL only)

Global Clocking

IGLOO nano devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

I/Os with Advanced I/O Standards

IGLOO nano FPGAs feature a flexible I/O structure, supporting a range of voltages (1.2 V, 1.2 V wide range, 1.5 V, 1.8 V, 2.5 V, 3.0 V wide range, and 3.3 V).

The I/Os are organized into banks with two, three, or four banks per device. The configuration of these banks determines the I/O standards supported.

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of various single-data-rate applications for all versions of nano devices and double-data-rate applications for the AGLN060, AGLN125, and AGLN250 devices.

IGLOO nano devices support LVTTL and LVCMOS I/O standards, are hot-swappable, and support cold-sparing and Schmitt trigger.

Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a powered-up system.

Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.

Wide Range I/O Support

IGLOO nano devices support JEDEC-defined wide range I/O operation. IGLOO nano devices support both the JESD8-B specification, covering both 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

1-8 Revision 19



Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User's Guide* for more information.

Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

- Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
- 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
- 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
- 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-7 on page 1-9).
- 5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
 - 1 I/O is set to drive out logic High
 - 0 I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

Figure 1-7 • I/O States During Programming Window






Figure 2-6 • Tristate Output Buffer Timing Model and Delays (example)

2-18 Revision 19



Summary of I/O Timing Characteristics – Default I/O Software Settings

Table 2-23 • Summary of AC Measuring Points

Standard	Measuring Trip Point (Vtrip)
3.3 V LVTTL / 3.3 V LVCMOS	1.4 V
3.3 V LVCMOS Wide Range	1.4 V
2.5 V LVCMOS	1.2 V
1.8 V LVCMOS	0.90 V
1.5 V LVCMOS	0.75 V
1.2 V LVCMOS	0.60 V
1.2 V LVCMOS Wide Range	0.60 V

Table 2-24 • I/O AC Parameter Definitions

Parameter	Parameter Definition
t _{DP}	Data to Pad delay through the Output Buffer
t _{PY}	Pad to Data delay through the Input Buffer
t _{DOUT}	Data to Output Buffer delay through the I/O interface
t _{EOUT}	Enable to Output Buffer Tristate Control delay through the I/O interface
t _{DIN}	Input Buffer to Data delay through the I/O interface
t_{HZ}	Enable to Pad delay through the Output Buffer—HIGH to Z
t _{ZH}	Enable to Pad delay through the Output Buffer—Z to HIGH
t_{LZ}	Enable to Pad delay through the Output Buffer—LOW to Z
t_{ZL}	Enable to Pad delay through the Output Buffer—Z to LOW
t _{ZHS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to HIGH
t _{ZLS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to LOW

2-20 Revision 19



Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-36 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	3.52	0.19	0.86	1.16	0.66	3.59	3.42	1.75	1.90	ns
4 mA	STD	0.97	3.52	0.19	0.86	1.16	0.66	3.59	3.42	1.75	1.90	ns
6 mA	STD	0.97	2.90	0.19	0.86	1.16	0.66	2.96	2.83	1.98	2.29	ns
8 mA	STD	0.97	2.90	0.19	0.86	1.16	0.66	2.96	2.83	1.98	2.29	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-37 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	2.16	0.19	0.86	1.16	0.66	2.20	1.80	1.75	1.99	ns
4 mA	STD	0.97	2.16	0.19	0.86	1.16	0.66	2.20	1.80	1.75	1.99	ns
6 mA	STD	0.97	1.79	0.19	0.86	1.16	0.66	1.83	1.45	1.98	2.38	ns
8 mA	STD	0.97	1.79	0.19	0.86	1.16	0.66	1.83	1.45	1.98	2.38	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



1.2 V DC Core Voltage

Table 2-77 • Output Enable Register Propagation Delays Commercial-Case Conditions: $T_J = 70^{\circ}\text{C}$, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	1.10	ns
t _{OESUD}	Data Setup Time for the Output Enable Register	1.15	ns
t _{OEHD}	Data Hold Time for the Output Enable Register	0.00	ns
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	1.65	ns
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	1.65	ns
t _{OEREMCLR}	Asynchronous Clear Removal Time for the Output Enable Register	0.00	ns
toerecclr	Asynchronous Clear Recovery Time for the Output Enable Register	0.24	ns
t _{OEREMPRE}	Asynchronous Preset Removal Time for the Output Enable Register	0.00	ns
t _{OERECPRE}	Asynchronous Preset Recovery Time for the Output Enable Register	0.24	ns
t _{OEWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.19	ns
t _{OEWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.19	ns
t _{OECKMPWH}	Clock Minimum Pulse Width HIGH for the Output Enable Register	0.31	ns
t _{OECKMPWL}	Clock Minimum Pulse Width LOW for the Output Enable Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-50 Revision 19

Timing Characteristics

1.5 V DC Core Voltage

Table 2-84 • Combinatorial Cell Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t _{PD}	0.76	ns
AND2	Y = A · B	t _{PD}	0.87	ns
NAND2	Y = !(A · B)	t _{PD}	0.91	ns
OR2	Y = A + B	t _{PD}	0.90	ns
NOR2	Y = !(A + B)	t _{PD}	0.94	ns
XOR2	Y = A ⊕ B	t _{PD}	1.39	ns
MAJ3	Y = MAJ(A, B, C)	t _{PD}	1.44	ns
XOR3	Y = A ⊕ B ⊕ C	t _{PD}	1.60	ns
MUX2	Y = A !S + B S	t _{PD}	1.17	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	1.18	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

1.2 V DC Core Voltage

Table 2-85 • Combinatorial Cell Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t _{PD}	1.33	ns
AND2	Y = A · B	t _{PD}	1.48	ns
NAND2	Y = !(A · B)	t _{PD}	1.58	ns
OR2	Y = A + B	t _{PD}	1.53	ns
NOR2	Y = !(A + B)	t _{PD}	1.63	ns
XOR2	Y = A ⊕ B	t _{PD}	2.34	ns
MAJ3	Y = MAJ(A, B, C)	t _{PD}	2.59	ns
XOR3	Y = A ⊕ B ⊕ C	t _{PD}	2.74	ns
MUX2	Y = A !S + B S	t _{PD}	2.03	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	2.11	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.



Table 2-92 • AGLN125 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.36	1.71	ns
t _{RCKH}	Input High Delay for Global Clock	1.39	1.82	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-93 • AGLN250 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.39	1.73	ns
t _{RCKH}	Input High Delay for Global Clock	1.41	1.84	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-66 Revision 19



Table 2-96 • AGLN020 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.81	2.26	ns
t _{RCKH}	Input High Delay for Global Clock	1.90	2.51	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.61	ns

Notes:

- Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-97 • AGLN060 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

			S	td.	
Parameter	Description	Mir	.1	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	2.0	2	2.42	ns
t _{RCKH}	Input High Delay for Global Clock	2.0	9	2.65	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.4	0		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.6	5		ns
t _{RCKSW}	Maximum Skew for Global Clock			0.56	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-68 Revision 19



Table 2-98 • AGLN125 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

		S	Std.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	2.08	2.54	ns
t _{RCKH}	Input High Delay for Global Clock	2.15	2.77	ns
t _{RCKMPWH}	Minimum Pulse Width HIGH for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width LOW for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.62	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-99 • AGLN250 Global Resource
Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	2.11	2.57	ns
t _{RCKH}	Input High Delay for Global Clock	2.19	2.81	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.62	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.



Table 2-101 • IGLOO nano CCC/PLL Specification
For IGLOO nano V2 Devices, 1.2 V DC Core Supply Voltage

Parameter		Min.	Тур.	Max.	Units
Clock Conditioning Circuitry Input Frequency f _{IN_CCC}		1.5		160	MHz
Clock Conditioning Circuitry Output Frequency fout_CCC	2	0.75		160	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2}			580 ³		ps
Number of Programmable Values in Each Programmable	e Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ^{4,9}				60	
Input Cycle-to-Cycle Jitter (peak magnitude)				0.25	ns
Acquisition Time					
	LockControl = 0			300	μs
	LockControl = 1			6.0	ms
Tracking Jitter ⁵					
	LockControl = 0			4	ns
	LockControl = 1			3	ns
Output Duty Cycle		48.5		51.5	%
Delay Range in Block: Programmable Delay 1 1, 2		2.3		20.86	ns
Delay Range in Block: Programmable Delay 2 1, 2		0.025		20.86	ns
Delay Range in Block: Fixed Delay ^{1, 2}			5.7		ns
VCO Output Peak-to-Peak Period Jitter F _{CCC_OUT} ⁶	VCO Output Peak-to-Peak Period Jitter F _{CCC OUT} ⁶		Max Peak-to-Peak Period Jitter ⁶		er ^{6,7,8}
	SSO ≤ 2	SSO ≤ 4	SSO ≤ 8	SSO ≤ 16	
0.75 MHz to 50MHz	0.50	1.20	2.00	3.00	%
50 MHz to 100 MHz	2.50	5.00	7.00	15.00	%

Notes:

- 1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for deratings.
- 2. $T_J = 25^{\circ}C$, $V_{CC} = 1.2 V$.
- 3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
- 4. Maximum value obtained for a STD speed grade device in Worst-Case Commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for derating values.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 6. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the % jitter. The VCO jitter (in ps) applies to CCC_OUT, regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, no matter what the settings are for the output divider.
- 7. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate. VCC/VCCPLL = 1.14 V, VCCI = 3.3 V, VQ/PQ/TQ type of packages, 20 pF load.
- 8. SSOs are outputs that are synchronous to a single clock domain and have their clock-to-out times within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO nano FPGA Fabric User's Guide.
- 9. The AGLN010, AGLN015, and AGLN020 devices do not support PLLs.

Timing Waveforms




Figure 2-34 • FIFO Read




Figure 2-35 • FIFO Write

2-82 Revision 19

Embedded FlashROM Characteristics




Figure 2-41 • Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-108 • Embedded FlashROM Access Time Worst Commercial-Case Conditions: $T_J = 70^{\circ}C$, VCC = 1.425 V

Parameter	Description	Std.	Units
t _{su}	Address Setup Time	0.57	ns
t _{HOLD}	Address Hold Time	0.00	ns
t _{CK2Q}	Clock to Out	20.90	ns
F _{MAX}	Maximum Clock Frequency	15	MHz

1.2 V DC Core Voltage

Table 2-109 • Embedded FlashROM Access Time Worst Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

Parameter	Description	Std.	Units
t _{SU}	Address Setup Time	0.59	ns
t _{HOLD}	Address Hold Time	0.00	ns
t _{CK2Q}	Clock to Out	35.74	ns
F _{MAX}	Maximum Clock Frequency	10	MHz

JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O Characteristics" section on page 2-15 for more details.

Timing Characteristics

1.5 V DC Core Voltage

Table 2-110 • JTAG 1532

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t _{DISU}	Test Data Input Setup Time	1.00	ns
t _{DIHD}	Test Data Input Hold Time	2.00	ns
t _{TMSSU}	Test Mode Select Setup Time	1.00	ns
t _{TMDHD}	Test Mode Select Hold Time	2.00	ns
t _{TCK2Q}	Clock to Q (data out)	8.00	ns
t _{RSTB2Q}	Reset to Q (data out)	25.00	ns
F _{TCKMAX}	TCK Maximum Frequency	15	MHz
t _{TRSTREM}	ResetB Removal Time	0.58	ns
t _{TRSTREC}	ResetB Recovery Time	0.00	ns
t _{TRSTMPW}	ResetB Minimum Pulse	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

1.2 V DC Core Voltage

Table 2-111 • JTAG 1532

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V


Parameter	Description	Std.	Units
t _{DISU}	Test Data Input Setup Time	1.50	ns
t _{DIHD}	Test Data Input Hold Time	3.00	ns
t _{TMSSU}	Test Mode Select Setup Time	1.50	ns
t _{TMDHD}	Test Mode Select Hold Time	3.00	ns
t _{TCK2Q}	Clock to Q (data out)	11.00	ns
t _{RSTB2Q}	Reset to Q (data out)	30.00	ns
F _{TCKMAX}	TCK Maximum Frequency	9.00	MHz
t _{TRSTREM}	ResetB Removal Time	1.18	ns
t _{TRSTREC}	ResetB Recovery Time	0.00	ns
t _{TRSTMPW}	ResetB Minimum Pulse	TBD	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-88 Revision 19



UC81



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



Package Pin Assignments

CS81		
AGLN030Z		
Pin Number	Function	
A1	IO00RSB0	
A2	IO02RSB0	
A3	IO06RSB0	
A4	IO11RSB0	
A5	IO16RSB0	
A6	IO19RSB0	
A7	IO22RSB0	
A8	IO24RSB0	
A9	IO26RSB0	
B1	IO81RSB1	
B2	IO04RSB0	
В3	IO10RSB0	
B4	IO13RSB0	
B5	IO15RSB0	
B6	IO20RSB0	
В7	IO21RSB0	
B8	IO28RSB0	
В9	IO25RSB0	
C1	IO79RSB1	
C2	IO80RSB1	
C3	IO08RSB0	
C4	IO12RSB0	
C5	IO17RSB0	
C6	IO14RSB0	
C7	IO18RSB0	
C8	IO29RSB0	
C9	IO27RSB0	
D1	IO74RSB1	
D2	IO76RSB1	
D3	IO77RSB1	
D4	VCC	
D5	VCCIB0	
D6	GND	
D7	IO23RSB0	
D8	IO31RSB0	

CS81		
	AGLN030Z	
Pin Number	Function	
D9	IO30RSB0	
E1	GEB0/IO71RSB1	
E2	GEA0/IO72RSB1	
E3	GEC0/IO73RSB1	
E4	VCCIB1	
E5	VCC	
E6	VCCIB0	
E7	GDC0/IO32RSB0	
E8	GDA0/IO33RSB0	
E9	GDB0/IO34RSB0	
F1	IO68RSB1	
F2	IO67RSB1	
F3	IO64RSB1	
F4	GND	
F5	VCCIB1	
F6	IO47RSB1	
F7	IO36RSB0	
F8	IO38RSB0	
F9	IO40RSB0	
G1	IO65RSB1	
G2	IO66RSB1	
G3	IO57RSB1	
G4	IO53RSB1	
G5	IO49RSB1	
G6	IO44RSB1	
G7	IO46RSB1	
G8	VJTAG	
G9	TRST	
H1	IO62RSB1	
H2	FF/IO60RSB1	
H3	IO58RSB1	
H4	IO54RSB1	
H5	IO48RSB1	
H6	IO43RSB1	
H7	IO42RSB1	

CS81		
Pin Number	AGLN030Z Function	
H8	TDI	
H9	TDO	
J1	IO63RSB1	
J2	IO61RSB1	
J3	IO59RSB1	
J4	IO56RSB1	
J5	IO52RSB1	
J6	IO45RSB1	
J7	TCK	
J8	TMS	
J9	VPUMP	

4-8 Revision 19



	QN48		
Pin Number	AGLN030Z Function		
1	IO82RSB1		
2	GEC0/IO73RSB1		
3	GEA0/IO72RSB1		
4	GEB0/IO71RSB1		
5	GND		
6	VCCIB1		
7	IO68RSB1		
8	IO67RSB1		
9	IO66RSB1		
10	IO65RSB1		
11	IO64RSB1		
12	IO62RSB1		
13	IO61RSB1		
14	FF/IO60RSB1		
15	IO57RSB1		
16	IO55RSB1		
17	IO53RSB1		
18	VCC		
19	VCCIB1		
20	IO46RSB1		
21	IO42RSB1		
22	TCK		
23	TDI		
24	TMS		
25	VPUMP		
26	TDO		
27	TRST		
28	VJTAG		
29	IO38RSB0		
30	GDB0/IO34RSB0		
31	GDA0/IO33RSB0		
32	GDC0/IO32RSB0		
33	VCCIB0		
34	GND		
35	VCC		
36	IO25RSB0		

QN48		
Pin Number	AGLN030Z Function	
37	IO24RSB0	
38	IO22RSB0	
39	IO20RSB0	
40	IO18RSB0	
41	IO16RSB0	
42	IO14RSB0	
43	IO10RSB0	
44	IO08RSB0	
45	IO06RSB0	
46	IO04RSB0	
47	IO02RSB0	
48	IO00RSB0	



QN68		
AGLN015		
Pin Number	Function	
1	IO60RSB2	
2	IO54RSB2	
3	IO52RSB2	
4	IO50RSB2	
5	IO49RSB2	
6	GEC0/IO48RSB2	
7	GEA0/IO47RSB2	
8	VCC	
9	GND	
10	VCCIB2	
11	IO46RSB2	
12	IO45RSB2	
13	IO44RSB2	
14	IO43RSB2	
15	IO42RSB2	
16	IO41RSB2	
17	IO40RSB2	
18	FF/IO39RSB1	
19	IO37RSB1	
20	IO35RSB1	
21	IO33RSB1	
22	IO31RSB1	
23	IO30RSB1	
24	VCC	
25	GND	
26	VCCIB1	
27	IO27RSB1	
28	IO25RSB1	
29	IO23RSB1	
30	IO21RSB1	
31	IO19RSB1	
32	TCK	
33	TDI	
34 TMS		
35	VPUMP	

ONEO		
QN68		
Pin Number	AGLN015 Function	
36	TDO	
37	TRST	
38	VJTAG	
39	IO17RSB0	
40	IO16RSB0	
41	GDA0/IO15RSB0	
42	GDC0/IO14RSB0	
43	IO13RSB0	
44	VCCIB0	
45	GND	
46	VCC	
47	17 IO12RSB0	
48	IO11RSB0	
49	IO09RSB0	
50	IO05RSB0	
51	IO00RSB0	
52	IO07RSB0	
53	IO03RSB0	
54	IO18RSB1	
55	IO20RSB1	
56	IO22RSB1	
57	IO24RSB1	
58	IO28RSB1	
59	NC	
60	GND	
61	NC	
62	IO32RSB1	
63	IO34RSB1	
64	IO36RSB1	
65	IO61RSB2	
66	IO58RSB2	
67	IO56RSB2	
68	IO63RSB2	



Package Pin Assignments

VQ100		VQ100	
Pin Number	AGLN060 Function	Pin Number	AGLN060 Function
1	GND	36	IO61RSB1
2	GAA2/IO51RSB1	37	VCC
3	IO52RSB1	38	GND
4	GAB2/IO53RSB1	39	VCCIB1
5	IO95RSB1	40	IO60RSB1
6	GAC2/IO94RSB1	41	IO59RSB1
7	IO93RSB1	42	IO58RSB1
8	IO92RSB1	43	IO57RSB1
9	GND	44	GDC2/IO56RSB1
10	GFB1/IO87RSB1	45*	GDB2/IO55RSB1
11	GFB0/IO86RSB1	46	GDA2/IO54RSB1
12	VCOMPLF	47	TCK
13	GFA0/IO85RSB1	48	TDI
14	VCCPLF	49	TMS
15	GFA1/IO84RSB1	50	VMV1
16	GFA2/IO83RSB1	51	GND
17	VCC	52	VPUMP
18	VCCIB1	53	NC
19	GEC1/IO77RSB1	54	TDO
20	GEB1/IO75RSB1	55	TRST
21	GEB0/IO74RSB1	56	VJTAG
22	GEA1/IO73RSB1	57	GDA1/IO49RSB0
23	GEA0/IO72RSB1	58	GDC0/IO46RSB0
24	VMV1	59	GDC1/IO45RSB0
25	GNDQ	60	GCC2/IO43RSB0
26	GEA2/IO71RSB1	61	GCB2/IO42RSB0
27	FF/GEB2/IO70RSB1	62	GCA0/IO40RSB0
28	GEC2/IO69RSB1	63	GCA1/IO39RSB0
29	IO68RSB1	64	GCC0/IO36RSB0
30	IO67RSB1	65	GCC1/IO35RSB0
31	IO66RSB1	66	VCCIB0
32	IO65RSB1	67	GND
33	IO64RSB1	68	VCC
34	IO63RSB1	69	IO31RSB0
35	IO62RSB1	70	GBC2/IO29RSB0

VQ100		
Pin Number	AGLN060 Function	
71	GBB2/IO27RSB0	
72	IO26RSB0	
73	GBA2/IO25RSB0	
74	VMV0	
75	GNDQ	
76	GBA1/IO24RSB0	
77	GBA0/IO23RSB0	
78	GBB1/IO22RSB0	
79	GBB0/IO21RSB0	
80	GBC1/IO20RSB0	
81	GBC0/IO19RSB0	
82	IO18RSB0	
83	IO17RSB0	
84	IO15RSB0	
85	IO13RSB0	
86	IO11RSB0	
87	VCCIB0	
88	GND	
89	VCC	
90	IO10RSB0	
91	IO09RSB0	
92	IO08RSB0	
93	GAC1/IO07RSB0	
94	GAC0/IO06RSB0	
95	GAB1/IO05RSB0	
96	GAB0/IO04RSB0	
97	GAA1/IO03RSB0	
98	GAA0/IO02RSB0	
99	IO01RSB0	
100	IO00RSB0	

Note: *The bus hold attribute (hold previous I/O state in Flash*Freeze mode) is not supported for pin 45 in AGLN060-VQ100.

4-24 Revision 19