



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1536
Total RAM Bits	18432
Number of I/O	60
Number of Gates	60000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-20°C ~ 85°C (TJ)
Package / Case	81-WFBGA, CSBGA
Supplier Device Package	81-CSP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agln060v2-csg81

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



User Nonvolatile FlashROM

IGLOO nano devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- · Internet protocol addressing (wireless or fixed)
- · System calibration settings
- Device serialization and/or inventory control
- · Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard IGLOO nano IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the AGLN030 and smaller devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The IGLOO nano development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature enables the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Microsemi Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

IGLOO nano devices (except the AGLN030 and smaller devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in the AGLN030 and smaller devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

Higher density IGLOO nano devices using either the two I/O bank or four I/O bank architectures provide designers with very flexible clock conditioning capabilities. AGLN060, AGLN125, and AGLN250 contain six CCCs. One CCC (center west side) has a PLL. The AGLN030 and smaller devices use different CCCs in their architecture (CCC-GL). These CCC-GLs contain a global MUX but do not have any PLLs or programmable delays.

For devices using the six CCC block architecture, these are located at the four corners and the centers of the east and west sides. All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

2 - IGLOO nano DC and Switching Characteristics

General Specifications

The Z feature grade does not support the enhanced nano features of Schmitt trigger input, Flash*Freeze bus hold (hold previous I/O state in Flash*Freeze mode), cold-sparing, and hot-swap I/O capability. Refer to "IGLOO nano Ordering Information" on page IV for more information.

Operating Conditions

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Table 2-1 • Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
VCC	DC core supply voltage	-0.3 to 1.65	V
VJTAG	JTAG DC voltage	-0.3 to 3.75	V
VPUMP	Programming voltage	-0.3 to 3.75	V
VCCPLL	Analog power supply (PLL)	-0.3 to 1.65	V
VCCI	DC I/O buffer supply voltage	-0.3 to 3.75	V
VI ¹	I/O input voltage	−0.3 V to 3.6 V	V
T _{STG} ²	Storage temperature	-65 to +150	°C
T_J^2	Junction temperature	+125	°C

Notes:

^{1.} The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.

^{2.} For flash programming and retention maximum limits, refer to Table 2-3 on page 2-2, and for recommended operating limits, refer to Table 2-2 on page 2-2.

Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $T_J = 70^{\circ}\text{C}$, VCC = 1.14 V)

For IGLOO nano V2, 1.2 V DC Core Supply Voltage

Array Voltage VCC (V)	Junction Temperature (°C)										
	-40°C	–20°C	0°C	25°C	70°C	85°C	100°C				
1.14	0.968	0.974	0.979	0.991	1.000	1.006	1.009				
1.2	0.863	0.868	0.873	0.884	0.892	0.898	0.901				
1.26	0.792	0.797	0.801	0.811	0.819	0.824	0.827				

Calculating Power Dissipation

Quiescent Supply Current

Quiescent supply current (IDD) calculation depends on multiple factors, including operating voltages (VCC, VCCI, and VJTAG), operating temperature, system clock frequency, and power mode usage. Microsemi recommends using the Power Calculator and SmartPower software estimation tools to evaluate the projected static and active power based on the user design, power mode usage, operating voltage, and temperature.

Table 2-8 • Power Supply State per Mode

	Power Supply Configurations									
Modes/Power Supplies	VCC	VCCPLL	VCCI	VJTAG	VPUMP					
Flash*Freeze	On	On	On	On	On/off/floating					
Sleep	Off	Off	On	Off	Off					
Shutdown	Off	Off	Off	Off	Off					
No Flash*Freeze	On	On	On	On	On/off/floating					

Note: Off: Power Supply level = 0 V

Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO nano Flash*Freeze Mode*

	Core Voltage	AGLN010	AGLN015	AGLN020	AGLN060	AGLN125	AGLN250	Units
Typical (25°C)	1.2 V	1.9	3.3	3.3	8	13	20	μΑ
	1.5 V	5.8	6	6	10	18	34	μΑ

Note: *IDD includes VCC, VPUMP, VCCI, VCCPLL, and VMV currents. Values do not include I/O static contribution, which is shown in Table 2-13 on page 2-9 through Table 2-14 on page 2-9 and Table 2-15 on page 2-10 through Table 2-18 on page 2-11 (PDC6 and PDC7).

Power per I/O Pin

Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings Applicable to IGLOO nano I/O Banks

	VCCI (V)	Dynamic Power PAC9 (μW/MHz) ¹				
Single-Ended	OS 3.3 16.38 OS – Schmitt Trigger 3.3 18.89 e – Schmitt Trigger 3.3 18.89 e – Schmitt Trigger 2.5 4.71 rigger 2.5 6.13 rigger 1.8 1.64 rigger 1.5 0.97 1 – Schmitt Trigger 1.5 0.96					
3.3 V LVTTL / 3.3 V LVCMOS	3.3	16.38				
3.3 V LVTTL / 3.3 V LVCMOS – Schmitt Trigger	3.3	18.89				
3.3 V LVCMOS Wide Range ²	3.3	16.38				
3.3 V LVCMOS Wide Range – Schmitt Trigger	3.3	18.89				
2.5 V LVCMOS	2.5	4.71				
2.5 V LVCMOS – Schmitt Trigger	2.5	6.13				
1.8 V LVCMOS	1.8	1.64				
1.8 V LVCMOS – Schmitt Trigger	1.8	1.79				
1.5 V LVCMOS (JESD8-11)	1.5	0.97				
1.5 V LVCMOS (JESD8-11) – Schmitt Trigger	1.5	0.96				
1.2 V LVCMOS ³	1.2	0.57				
1.2 V LVCMOS – Schmitt Trigger ³	1.2	0.52				
1.2 V LVCMOS Wide Range ³	1.2	0.57				
1.2 V LVCMOS Wide Range – Schmitt Trigger ³	1.2	0.52				

Notes:

- 1. PAC9 is the total dynamic power measured on V_{CCI}.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 3. Applicable to IGLOO nano V2 devices operating at VCCI ≥ VCC.

Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings¹
Applicable to IGLOO nano I/O Banks

	C _{LOAD} (pF)	VCCI (V)	Dynamic Power PAC10 (μW/MHz) ²
Single-Ended			
3.3 V LVTTL / 3.3 V LVCMOS	5	3.3	107.98
3.3 V LVCMOS Wide Range ³	5	3.3	107.98
2.5 V LVCMOS	5	2.5	61.24
1.8 V LVCMOS	5	1.8	31.28
1.5 V LVCMOS (JESD8-11)	5	1.5	21.50
1.2 V LVCMOS ⁴	5	1.2	15.22

Notes:

- 1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
- 2. PAC10 is the total dynamic power measured on VCCI.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 4. Applicable for IGLOO nano V2 devices operating at VCCI ≥ VCC.

IGLOO nano Low Power Flash FPGAs

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 8 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-31 • Duration of Short Circuit Event before Failure

Temperature	Time before Failure
-40°C	> 20 years
-20°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	6 months

Table 2-32 • Schmitt Trigger Input Hysteresis
Hysteresis Voltage Value (Typ.) for Schmitt Mode Input Buffers

Input Buffer Configuration	Hysteresis Value (typ.)
3.3 V LVTTL / LVCMOS (Schmitt trigger mode)	240 mV
2.5 V LVCMOS (Schmitt trigger mode)	140 mV
1.8 V LVCMOS (Schmitt trigger mode)	80 mV
1.5 V LVCMOS (Schmitt trigger mode)	60 mV
1.2 V LVCMOS (Schmitt trigger mode)	40 mV

Table 2-33 • I/O Input Rise Time, Fall Time, and Related I/O Reliability

Input Buffer	Input Rise/Fall Time (min.)	Input Rise/Fall Time (max.)	Reliability
LVTTL/LVCMOS (Schmitt trigger disabled)	No requirement	10 ns *	20 years (100°C)
LVTTL/LVCMOS (Schmitt trigger enabled)	No requirement	No requirement, but input noise voltage cannot exceed Schmitt hysteresis.	20 years (100°C)

Note: *The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.



IGLOO nano DC and Switching Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-49 • 2.5 LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	1.55	4.61	0.26	1.21	1.39	1.10	4.55	4.61	2.15	2.43	ns
4 mA	STD	1.55	4.61	0.26	1.21	1.39	1.10	4.55	4.61	2.15	2.43	ns
6 mA	STD	1.55	3.86	0.26	1.21	1.39	1.10	3.82	3.86	2.41	2.89	ns
8 mA	STD	1.55	3.86	0.26	1.21	1.39	1.10	3.82	3.86	2.41	2.89	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-50 • 2.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	1.55	2.68	0.26	1.21	1.39	1.10	2.72	2.54	2.15	2.51	ns
4 mA	STD	1.55	2.68	0.26	1.21	1.39	1.10	2.72	2.54	2.15	2.51	ns
6 mA	STD	1.55	2.30	0.26	1.21	1.39	1.10	2.33	2.04	2.41	2.99	ns
8 mA	STD	1.55	2.30	0.26	1.21	1.39	1.10	2.33	2.04	2.41	2.99	ns

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-34 Revision 19

IGLOO nano Low Power Flash FPGAs

1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

Table 2-63 • Minimum and Maximum DC Input and Output Levels

1.2 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
1 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	1	1	10	13	10	10

Notes:

- 1. $I_{|L|}$ is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-11 • AC Loading

Table 2-64 • 1.2 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input LOW (V)	Input HIGH (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.2	0.6	5

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-65 • 1.2 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
1 mA	STD	1.55	8.30	0.26	1.56	2.27	1.10	7.97	7.54	2.56	2.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-66 • 1.2 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
1 mA	STD	1.55	3.50	0.26	1.56	2.27	1.10	3.37	3.10	2.55	2.66	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

DDR Module Specifications

Note: DDR is not supported for AGLN010, AGLN015, and AGLN020 devices.

Input DDR Module




Figure 2-17 • Input DDR Timing Model

Table 2-78 • Parameter Definitions

Parameter Name Parameter Definition		Measuring Nodes (from, to)	
t _{DDRICLKQ1}	Clock-to-Out Out_QR	B, D	
t _{DDRICLKQ2}	Clock-to-Out Out_QF	B, E	
t _{DDRISUD}	Data Setup Time of DDR input	A, B	
t _{DDRIHD}	Data Hold Time of DDR input	A, B	
t _{DDRICLR2Q1}	Clear-to-Out Out_QR	C, D	
t _{DDRICLR2Q2} Clear-to-Out Out_QF		C, E	
t _{DDRIREMCLR} Clear Removal		C, B	
t _{DDRIRECCLR}	Clear Recovery	C, B	






Figure 2-18 • Input DDR Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-79 • Input DDR Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.25 V

Parameter	Description	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.48	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.65	ns
t _{DDRISUD1}	Data Setup for Input DDR (negedge)	0.50	ns
t _{DDRISUD2}	Data Setup for Input DDR (posedge)	0.40	ns
t _{DDRIHD1}	Data Hold for Input DDR (negedge)	0.00	ns
t _{DDRIHD2}	Data Hold for Input DDR (posedge)	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.82	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.98	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal Time for Input DDR	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery Time for Input DDR	0.23	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width HIGH for Input DDR	0.31	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width LOW for Input DDR	0.28	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	250.00	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-52 Revision 19

IGLOO nano Low Power Flash FPGAs

Timing Characteristics

1.5 V DC Core Voltage

Table 2-84 • Combinatorial Cell Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t _{PD}	0.76	ns
AND2	Y = A · B	t _{PD}	0.87	ns
NAND2	Y = !(A · B)	t _{PD}	0.91	ns
OR2	Y = A + B	t _{PD}	0.90	ns
NOR2	Y = !(A + B)	t _{PD}	0.94	ns
XOR2	Y = A ⊕ B	t _{PD}	1.39	ns
MAJ3	Y = MAJ(A, B, C)	t _{PD}	1.44	ns
XOR3	Y = A ⊕ B ⊕ C	t _{PD}	1.60	ns
MUX2	Y = A !S + B S	t _{PD}	1.17	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	1.18	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

1.2 V DC Core Voltage

Table 2-85 • Combinatorial Cell Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V

Combinatorial Cell	Equation	Parameter	Std.	Units
INV	Y = !A	t _{PD}	1.33	ns
AND2	Y = A · B	t _{PD}	1.48	ns
NAND2	Y = !(A · B)	t _{PD}	1.58	ns
OR2	Y = A + B	t _{PD}	1.53	ns
NOR2	Y = !(A + B)	t _{PD}	1.63	ns
XOR2	Y = A ⊕ B	t _{PD}	2.34	ns
MAJ3	Y = MAJ(A, B, C)	t _{PD}	2.59	ns
XOR3	Y = A ⊕ B ⊕ C	t _{PD}	2.74	ns
MUX2	Y = A !S + B S	t _{PD}	2.03	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	2.11	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.




Figure 2-30 • RAM Write, Output Retained (WMODE = 0). Applicable to Both RAM4K9 and RAM512x18.




Figure 2-31 • RAM Write, Output as Write Data (WMODE = 1). Applicable to RAM4K9 Only.






Figure 2-38 • FIFO FULL Flag and AFULL Flag Assertion




Figure 2-39 • FIFO EMPTY Flag and AEMPTY Flag Deassertion




Figure 2-40 • FIFO FULL Flag and AFULL Flag Deassertion

2-84 Revision 19



3 - Pin Descriptions

Supply Pins

GND Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for IGLOO nano V5 devices, and 1.2 V or 1.5 V for IGLOO nano V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V.

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter in the *IGLOO nano FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There is one VCCPLF pin on IGLOO nano devices.

VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There is one VCOMPLF pin on IGLOO nano devices.


VJTAG JTAG Supply Voltage

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG



Package Pin Assignments

CS81



Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

4-6 Revision 19




IGLOO nano Low Power Flash FPGAs

	QN68
Pin Number	AGLN030Z Function
1	IO82RSB1
2	IO80RSB1
3	IO78RSB1
4	IO76RSB1
5	GEC0/IO73RSB1
6	GEA0/IO72RSB1
7	GEB0/IO71RSB1
8	VCC
9	GND
10	VCCIB1
11	IO68RSB1
12	IO67RSB1
13	IO66RSB1
14	IO65RSB1
15	IO64RSB1
16	IO63RSB1
17	IO62RSB1
18	FF/IO60RSB1
19	IO58RSB1
20	IO56RSB1
21	IO54RSB1
22	IO52RSB1
23	IO51RSB1
24	VCC
25	GND
26	VCCIB1
27	IO50RSB1
28	IO48RSB1
29	IO46RSB1
30	IO44RSB1
31	IO42RSB1
32	TCK
33	TDI
34	TMS
35	VPUMP

	QN68
Pin Number	AGLN030Z Function
36	TDO
37	TRST
38	VJTAG
39	IO40RSB0
40	IO37RSB0
41	GDB0/IO34RSB0
42	GDA0/IO33RSB0
43	GDC0/IO32RSB0
44	VCCIB0
45	GND
46	VCC
47	IO31RSB0
48	IO29RSB0
49	IO28RSB0
50	IO27RSB0
51	IO25RSB0
52	IO24RSB0
53	IO22RSB0
54	IO21RSB0
55	IO19RSB0
56	IO17RSB0
57	IO15RSB0
58	IO14RSB0
59	VCCIB0
60	GND
61	VCC
62	IO12RSB0
63	IO10RSB0
64	IO08RSB0
65	IO06RSB0
66	IO04RSB0
67	IO02RSB0
68	IO00RSB0

VQ100



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

4-22 Revision 19



Package Pin Assignments

VQ100				
Pin Number	AGLN250 Function			
1	GND			
2	GAA2/IO67RSB3			
3	IO66RSB3			
4	GAB2/IO65RSB3			
5	IO64RSB3			
6	GAC2/IO63RSB3			
7	IO62RSB3			
8	IO61RSB3			
9	GND			
10	GFB1/IO60RSB3			
11	GFB0/IO59RSB3			
12	VCOMPLF			
13	GFA0/IO57RSB3			
14	VCCPLF			
15	GFA1/IO58RSB3			
16	GFA2/IO56RSB3			
17	VCC			
18	VCCIB3			
19	GFC2/IO55RSB3			
20	GEC1/IO54RSB3			
21	GEC0/IO53RSB3			
22	GEA1/IO52RSB3			
23	GEA0/IO51RSB3			
24	VMV3			
25	GNDQ			
26	GEA2/IO50RSB2			
27	FF/GEB2/IO49RSB2			
28	GEC2/IO48RSB2			
29	IO47RSB2			
30	IO46RSB2			
31	IO45RSB2			
32	IO44RSB2			
33	IO43RSB2			
34	IO42RSB2			
35	IO41RSB2			
36	IO40RSB2			

VQ100				
Pin Number	AGLN250 Function			
37	VCC			
38	GND			
39	VCCIB2			
40	IO39RSB2			
41	IO38RSB2			
42	IO37RSB2			
43	GDC2/IO36RSB2			
44	GDB2/IO35RSB2			
45	GDA2/IO34RSB2			
46	GNDQ			
47	TCK			
48	TDI			
49	TMS			
50	VMV2			
51	GND			
52	VPUMP			
53	NC			
54	TDO			
55	TRST			
56	VJTAG			
57	GDA1/IO33RSB1			
58	GDC0/IO32RSB1			
59	GDC1/IO31RSB1			
60	IO30RSB1			
61	GCB2/IO29RSB1			
62	GCA1/IO27RSB1			
63	GCA0/IO28RSB1			
64	GCC0/IO26RSB1			
65	GCC1/IO25RSB1			
66	VCCIB1			
67	GND			
68	VCC			
69	IO24RSB1			
70	GBC2/IO23RSB1			
71	GBB2/IO22RSB1			
72	IO21RSB1			

	VQ100
Pin Number	AGLN250 Function
73	GBA2/IO20RSB1
74	VMV1
75	GNDQ
76	GBA1/IO19RSB0
77	GBA0/IO18RSB0
78	GBB1/IO17RSB0
79	GBB0/IO16RSB0
80	GBC1/IO15RSB0
81	GBC0/IO14RSB0
82	IO13RSB0
83	IO12RSB0
84	IO11RSB0
85	IO10RSB0
86	IO09RSB0
87	VCCIB0
88	GND
89	VCC
90	IO08RSB0
91	IO07RSB0
92	IO06RSB0
93	GAC1/IO05RSB0
94	GAC0/IO04RSB0
95	GAB1/IO03RSB0
96	GAB0/IO02RSB0
97	GAA1/IO01RSB0
98	GAA0/IO00RSB0
99	GNDQ
100	VMV0

4-28 Revision 19



5 - Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the IGLOO nano datasheet.

Revision	Changes	Page
Revision 19 (October 2015)	Modified the note to include device/package obsoletion information in "Features and Benefits" section (SAR 69724).	1-I
	Added a note under Security Feature "Y" in "IGLOO nano Ordering Information" section (SAR 70553).	1-IV
	Modified AGLN250 pin assignment table to match with I/O Attribute Editor tool from Libero in "CS81" Package (SAR 59049).	4-6
	Modified the nominal area to 25 for CS81 Package in Table 1 (SAR 71127).	1-II
	Modified the title of AGLN125Z pin assignment table for "CS81" Package (SAR 71127).	4-6
Revision 18 (November 2013)	Modified the "Device Marking" section and updated Figure 1 • Example of Device Marking for Small Form Factor Packages to reflect updates suggested per CN1004 published on 5/10/2010 (SAR 52036).	V
Revision 17 (May 2013)	Deleted details related to Ambient temperature from "Enhanced Commercial Temperature Range", "IGLOO nano Ordering Information", "Temperature Grade Offerings", and Table 2-2 • Recommended Operating Conditions ¹ to remove ambiguities arising due to the same, and modified Note 2 (SAR 47063).	I, IV, VI, and 2-2
Revision 16 (December 2012)	The "IGLOO nano Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43174).	IV
	The note in Table 2-100 • IGLOO nano CCC/PLL Specification and Table 2-101 • IGLOO nano CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42565).	2-70, 2-71
	Live at Power-Up (LAPU) has been replaced with 'Instant On'.	NA
Revision 15 (September 2012)	The status of the AGLN125 device has been modified from 'Advance' to 'Production' in the "IGLOO nano Device Status" section (SAR 41416).	III
	Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40274).	NA
Revision 14 (September 2012)	The "Security" section was modified to clarify that Microsemi does not support read-back of programmed data.	1-2
Revision 13 (June 2012)	Figure Figure 2-34 • FIFO Read and Figure 2-35 • FIFO Write have been added (SAR 34842).	2-82
	The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions" section: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38319). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1



Product Brief Advance v0.9 available only in the Ż feature grade at this time. The nano-Z feature grade devices are designated with a Z at the end of the part number. Packaging Advance v0.8 Revision 8 (Jan 2009) The "Reprogrammable Flash Technology" section was revised to add "250 MHz" (1.5 V systems) and 160 MHz (1.2 V systems) System Performance". Product Brief Advance v0.8 The note for AGLN030 in the "IGLOO nano Devices" table and "I/OS Per Packagie" able was revised to remove the statement regarding package compatibility with lower density nano devices. The "I/Os with Advanced I/O Standards" section was revised to add definitions for hot-swap and cold-sparing. Packaging Advance v0.7 The "CS81", "CS81", "QN48", and "QN68" pin tables for AGLN030 are new. 4-10, 4-17,	Revision / Version	Changes	Page
Revision 8 (Jan 2009) Product Brief Advance v0.7 Revision 7 (Apr 2009) Product Brief Advance v0.7 Revision 6 (Mar 2009) Product Brief Advance v0.7 Revision 7 (Feb 2009) Product Brief Advance v0.7 Revision 7 (Feb 2009) Product Brief Advance v0.6 Revision 7 (Feb 2009) Product Brief Advance v0.7 The "UC910" pin table for AGLN030 is new. The "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "C981" and "VQ100" pin tables for AGLN250Z is new. The "Device Marking" section was removed. N/A Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.6 The "Device Marking" section is new. The "Device Marking" sec	Product Brief Advance v0.9 Packaging Advance	available only in the Z feature grade at this time. The nano-Z feature grade	N/A
1.5 V systems) and 160 MHz (1.2 V systems) System Performance".	v0.8		
Packaging Advance v0.7 Packaging Advance v0.7 The "I/Os with Advanced I/O Standards" section was revised to add definitions for hot-swap and cold-sparring. The "UC81", "CS81", "QN48", and "QN68" pin tables for AGLN030 are new. The "CS81" in table for AGLN060 is new. The "CS81" and "VQ100" pin tables for AGLN060Z are new. The "CS81" and "VQ100" pin tables for AGLN250Z is new. Revision 7 (Apr 2009) Product Brief Advance v0.3 Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 4 (Feb 2009) Product Brief Advance v0.5 Revision 5 (Feb 2009) Product Brief Advance v0.5 Revision 6 (Mar 2009) Packaging Advance v0.5 Revision 7 (Feb 2009) Product Brief Advance v0.5 Revision 8 (Feb 2009) Product Brief Advance v0.5 The "CS81" and "VQ100" pin table for AGLN030 is new. Action 1 (Feb 2009) Product Brief Advance v0.5 Revision 9 (Feb 2009) Product Brief Advance v0.5 The "I00-Pin QFN" section was removed. Product Brief Advance v0.5 Revision 9 (Feb 2009) Product Brief Advance v0.5 The "Device Marking" section is new. V.A Revision 9 (Feb 2009) Product Brief Advance v0.6 Revision 1 (Feb 2009) Product Brief Advance v0.6 Revision 1 (Feb 2009) Product Brief Advance v0.6 Revision 2 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.6 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 5 (Feb 2009) Product Brief Advance v0.6 Revision 6 (Mar 2009) Product Brief Advance v0.6 Revision 6 (Mar 2009) Product Brief Advance v0.6 Revision 6 (Mar 2009) Product Brief Advance v0.6 Revisi	Revision 8 (Jan 2009)		-
hot-swap and cold-sparing. The "UC81", "CS81", "QN48", and "QN68" pin tables for AGLN030 are new. 4-5, 4 4-17, 4 The "CS81" pin table for AGLN060 is new. The "CS81" and "VQ100" pin tables for AGLN060Z are new. The "CS81" and "VQ100" pin tables for AGLN125Z are new. The "CS81" and "VQ100" pin tables for AGLN250Z is new. Revision 7 (Apr 2009) Product Brief Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.6 Revision 5 (Feb 2009) Product Brief Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 7 (Feb 2009) Product Brief Advance v0.6 Revision 8 (Feb 2009) Product Brief Advance v0.6 The "100-Pin QFN" section was removed. N/A Revision 9 (Feb 2009) Product Brief Advance v0.6 Revision 1 (Feb 2009) Product Brief Advance v0.6 The QN100 package was removed for all devices. N/A Revision 3 (Feb 2009) Product Brief Advance v0.6 Revision 4 (Feb 2009) Product Brief Advance v0.6 The CS81 package was added for AGLN250 in the "IGLOO nano Products Advaliable in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4		Package" table was revised to remove the statement regarding package	II, II
v0.7 The "CS81" pin table for AGLN060 is new. The "CS81" and "VQ100" pin tables for AGLN060Z are new. The "CS81" and "VQ100" pin tables for AGLN125Z are new. The "CS81" and "VQ100" pin tables for AGLN250Z is new. Revision 7 (Apr 2009) Product Brief Advance v0.7 The "VQ100" pin tables for AGLN250Z is new. The "F speed grade is no longer offered for IGLOO nano devices and was removed from the datasheet. V0.7 The "VQ100" pin table for AGLN030 is new. Packaging Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 The QN100 package was removed for all devices. "IGLOO nano Devices" table was updated to change the maximum user I/Os for AGLN030 from 81 to 77. The "Device Marking" section is new. V. Revision 3 (Feb 2009) Product Brief Advance v0.5 The following table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN020 are new. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-17, 4-19, 4-			1-8
The "CS81" and "VQ100" pin tables for AGLN060Z are new. The "CS81" and "VQ100" pin tables for AGLN125Z are new. The "CS81" and "VQ100" pin tables for AGLN125Z are new. The "CS81" and "VQ100" pin tables for AGLN250Z is new. Revision 7 (Apr 2009) Product Brief Advance v0.7 DC and Switching Characteristics Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.6 Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.6 The "IGLOO nano Devices" table was updated to change the maximum user I/Os for AGLN030 from 81 to 77. The "Device Marking" section is new. V.A Revision 3 (Feb 2009) Product Brief Advance v0.5 The following table note was removed from "IGLOO nano Devices" table: "Six object." The "Device Marking" section is new. The following table note was removed from "IGLOO nano Devices" table: "Six object." The "CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-10.4		The "UC81", "CS81", "QN48", and "QN68" pin tables for AGLN030 are new.	4-5, 4-8, 4-17,4-21
The "CS81" and "VQ100" pin tables for AGLN125Z are new. The "CS81" and "VQ100" pin tables for AGLN250Z is new. Revision 7 (Apr 2009) Product Brief Advance v0.7 DC and Switching Characteristics Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.6 Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance "IGLOO nano Devices" table was updated to change the maximum user I/Os for AGLN030 from 81 to 77. The "Device Marking" section is new. V. Revision 3 (Feb 2009) Product Brief Advance v0.5 Revision 3 (Feb 2009) The CN100 package was removed from "IGLOO nano Devices" table: "Six AGLN030 from 81 to 77. The "Device Marking" section is new. V. Revision 3 (Feb 2009) The following table note was removed from "IGLOO nano Devices" table: "Six Chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN020 in the "IGLOO nano Products Available in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-1.4.4		The "CS81"pin table for AGLN060 is new.	4-9
The "CS81" and "VQ100" pin tables for AGLN250Z is new. 4-14, 4 Revision 7 (Apr 2009) Product Brief Advance v0.7 DC and Switching Characteristics Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.6 Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 5 (Feb 2009) Product Brief Advance v0.6 Revision 6 (Mar 2009) Product Brief Advance v0.6 Revision 7 (Feb 2009) Product Brief Advance v0.6 Revision 8 (Feb 2009) Product Brief Advance v0.6 Revision 9 (Feb 2009) Product Brief Advance		The "CS81" and "VQ100" pin tables for AGLN060Z are new.	4-10, 4-25
Revision 7 (Apr 2009) Product Brief Advance v0.7 DC and Switching Characteristics Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.6 Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 5 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.5 The collowing table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. Packaging Advance v0.4 The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4		The "CS81" and "VQ100" pin tables for AGLN125Z are new.	4-12, 4-27
Product Brief Advance v0.7 DC and Switching Characteristics Advance v0.3 Revision 6 (Mar 2009) Packaging Advance v0.6 Revision 5 (Feb 2009) Packaging Advance v0.5 The "100-Pin QFN" section was removed. Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.5 The collowing table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4		The "CS81" and "VQ100" pin tables for AGLN250Z is new.	4-14, 4-29
Packaging Advance v0.6 Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.5 The "Device Marking" section is new. The "Device Marking" section is new. V V Revision 3 (Feb 2009) Product Brief Advance v0.5 The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. Packaging Advance v0.4 The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4	v0.7 DC and Switching Characteristics	removed from the datasheet.	
Revision 5 (Feb 2009) Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.5 The "IGLOO nano Devices" table was updated to change the maximum user I/Os for AGLN030 from 81 to 77. The "Device Marking" section is new. V Revision 3 (Feb 2009) Product Brief Advance v0.5 The following table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4	Revision 6 (Mar 2009)	The "VQ100" pin table for AGLN030 is new.	4-23
Packaging Advance v0.5 Revision 4 (Feb 2009) Product Brief Advance v0.6 Revision 3 (Feb 2009) Product Brief Advance v0.5 The "Device Marking" section is new. The following table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4			
Product Brief Advance v0.6 "IGLOO nano Devices" table was updated to change the maximum user I/Os for AGLN030 from 81 to 77. The "Device Marking" section is new. V Revision 3 (Feb 2009) Product Brief Advance v0.5 The following table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. Packaging Advance v0.4 The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4	Packaging Advance	The "100-Pin QFN" section was removed.	N/A
V0.6 AGLN030 from 81 to 77. The "Device Marking" section is new. V Revision 3 (Feb 2009) Product Brief Advance v0.5 The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. Packaging Advance v0.4 The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4	Revision 4 (Feb 2009)	The QN100 package was removed for all devices.	N/A
Revision 3 (Feb 2009) Product Brief Advance v0.5 The following table note was removed from "IGLOO nano Devices" table: "Six chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. Packaging Advance v0.4 The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4			II
Product Brief Advance v0.5 Chip (main) and three quadrant global networks are available for AGLN060 and above." The CS81 package was added for AGLN250 in the "IGLOO nano Products Available in the Z Feature Grade" table. Packaging Advance v0.4 The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4		The "Device Marking" section is new.	V
Available in the Z Feature Grade" table. Packaging Advance v0.4 Available in the Z Feature Grade" table. The "UC81" and "CS81" pin tables for AGLN020 are new. 4-4, 4	Product Brief Advance	chip (main) and three quadrant global networks are available for AGLN060 and	
v0.4			VI
The "CS81" pin table for AGLN250 is new. 4-13		The "UC81" and "CS81" pin tables for AGLN020 are new.	4-4, 4-7
		The "CS81" pin table for AGLN250 is new.	4-13



Datasheet Information

Revision / Version	Changes	Page
Revision 2 (Dec 2008) Product Brief Advance v0.4	The second table note in "IGLOO nano Devices" table was revised to state, "AGLN060, AGLN125, and AGLN250 in the CS81 package do not support PLLs. AGLN030 and smaller devices do not support this feature."	II
	The I/Os per package for CS81 were revised to 60 for AGLN060, AGLN125, and AGLN250 in the "I/Os Per Package"table.	II
Packaging Advance v0.3	The "UC36" pin table is new.	4-2
Revision 1 (Nov 2008) Product Brief Advance v0.3	The "Advanced I/Os" section was updated to include wide power supply voltage support for 1.14 V to 1.575 V.	I
	The AGLN030 device was added to product tables and replaces AGL030 entries that were formerly in the tables.	VI
	The "I/Os Per Package"table was updated for the CS81 package to change the number of I/Os for AGLN060, AGLN125, and AGLN250 from 66 to 64.	II
	The "Wide Range I/O Support" section is new.	1-8
	The table notes and references were revised in Table 2-2 • Recommended Operating Conditions ¹ . VMV was included with VCCI and a table note was added stating, "VMV pins must be connected to the corresponding VCCI pins. See <i>Pin Descriptions</i> for further information." Please review carefully.	2-2
	VJTAG was added to the list in the table note for Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO nano Flash*Freeze Mode*. Values were added for AGLN010, AGLN015, and AGLN030 for 1.5 V.	2-7
	VCCI was removed from the list in the table note for Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO nano Sleep Mode*.	2-8
	Values for I _{CCA} current were updated for AGLN010, AGLN015, and AGLN030 in Table 2-12 • Quiescent Supply Current (IDD), No IGLOO nano Flash*Freeze Mode ¹ .	2-8
	Values for PAC1 and PAC2 were added to Table 2-15 • Different Components Contributing to Dynamic Power Consumption in IGLOO nano Devices and Table 2-17 • Different Components Contributing to Dynamic Power Consumption in IGLOO nano Devices.	2-10, 2-11
	Table notes regarding wide range support were added to Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels.	2-19
	1.2 V LVCMOS wide range values were added to Table 2-22 • Summary of Maximum and Minimum DC Input Levels and Table 2-23 • Summary of AC Measuring Points.	2-19, 2-20
	The following table note was added to Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings and Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings: "All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range, as specified in the JESD8-B specification."	2-21
	3.3 V LVCMOS Wide Range and 1.2 V Wide Range were added to Table 2-28 • I/O Output Buffer Maximum Resistances ¹ and Table 2-30 • I/O Short Currents IOSH/IOSL.	2-23, 2-24

5-6 Revision 19