# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	1536
Total RAM Bits	18432
Number of I/O	71
Number of Gates	60000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agln060v2-vq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



IGLOO nano Devices	AGLN010	AGLN015 <sup>1</sup>	AGLN020		AGLN060	AGLN125	AGLN250
IGLOO nano-Z Devices <sup>1</sup>				AGLN030Z <sup>1</sup>	AGLN060Z <sup>1</sup>	AGLN125Z <sup>1</sup>	AGLN250Z <sup>1</sup>
Package Pins UC/CS	UC36	01/00	UC81,	UC81, CS81	CS81	CS81	CS81
QFN VQFP	QN48	QN68	CS81 QN68	QN48, QN68 VQ100	VQ100	VQ100	VQ100

Notes:

Not recommended for new designs. Few devices/packages are obsoleted. For more information on obsoleted devices/packages, refer to the PDN 1503 - IGLOO nano Z and ProASIC3 nano Z Families.

AGLN030 and smaller devices do not support this feature.

3.

AGLN060, AGLN125, and AGLN250 in the CS81 package do not support PLLs. For higher densities and support of additional features, refer to the DS0095: IGLOO Low Power Flash FPGAs Datasheet and IGLOOe 4. Low-Power Flash FPGAs Datasheet .

# I/Os Per Package

IGLOO nano Devices	AGLN010	AGLN015 <sup>1</sup>	AGLN020		AGLN060	AGLN125	AGLN250
IGLOO nano-Z Devices <sup>1</sup>				AGLN030Z <sup>1</sup>	AGLN060Z <sup>1</sup>	AGLN125Z <sup>1</sup>	AGLN250Z <sup>1</sup>
Known Good Die	34	-	52	83	71	71	68
UC36	23 – – – –		-	-	-		
QN48	34	-	- 34 -		-	-	-
QN68	-	49	49	49	-	-	-
UC81	-	-	52	66	-	-	-
CS81	-	-	52	66	60	60	60
VQ100	_	_	_	77	71	71	68

Notes:

Not recommended for new designs.

2. When considering migrating your design to a lower- or higher-density device, refer to the DS0095: IGLOO Low Power Flash FPGAs Datasheet and IGLOO FPGA Fabric User's Guide to ensure compliance with design and board migration requirements.

3. When the Flash\*Freeze pin is used to directly enable Flash\*Freeze mode and not used as a regular I/O, the number of singleended user I/Os available is reduced by one.

4. "G" indicates RoHS-compliant packages. Refer to "IGLOO nano Ordering Information" on page IV for the location of the "G" in the part number. For nano devices, the VQ100 package is offered in both leaded and RoHS-compliant versions. All other packages are RoHS-compliant only.

Table 1 • IGLOO nano FPGAs Package Sizes Dimensions

Packages	UC36	UC81	CS81	QN48	QN68	VQ100
Length × Width (mm\mm)	3 x 3	4 x 4	5 x 5	6 x 6	8 x 8	14 x 14
Nominal Area (mm <sup>2</sup> )	9	16	25	36	64	196
Pitch (mm)	0.4	0.4	0.5	0.4	0.4	0.5
Height (mm)	0.80	0.80	0.80	0.90	0.90	1.20



### **Flash Advantages**

### Low Power

Flash-based IGLOO nano devices exhibit power characteristics similar to those of an ASIC, making them an ideal choice for power-sensitive applications. IGLOO nano devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.

IGLOO nano devices also have low dynamic power consumption to further maximize power savings; power is reduced even further by the use of a 1.2 V core voltage.

Low dynamic power consumption, combined with low static power consumption and Flash\*Freeze technology, gives the IGLOO nano device the lowest total system power offered by any FPGA.

### Security

Nonvolatile, flash-based IGLOO nano devices do not require a boot PROM, so there is no vulnerable external bitstream that can be easily copied. IGLOO nano devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.

IGLOO nano devices utilize a 128-bit flash-based lock and a separate AES key to provide the highest level of security in the FPGA industry for programmed intellectual property and configuration data. In addition, all FlashROM data in IGLOO nano devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. AES was adopted by the National Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. IGLOO nano devices have a built-in AES decryption engine and a flash-based AES key that make them the most comprehensive programmable logic device security solution available today. IGLOO nano devices with AES-based security provide a high level of protection for remote field updates over public networks such as the Internet, and are designed to ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves.

Security, built into the FPGA fabric, is an inherent component of IGLOO nano devices. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. IGLOO nano devices, with FlashLock and AES security, are unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected with industry-standard security, making remote ISP possible. An IGLOO nano device provides the best available security for programmable logic designs.

### Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based IGLOO nano FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

### Instant On

Microsemi flash-based IGLOO nano devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based IGLOO nano devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs. In addition, glitches and brownouts in system power will not corrupt the IGLOO nano device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based IGLOO nano devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

IGLOO nano flash FPGAs enable the user to quickly enter and exit Flash\*Freeze mode. This is done almost instantly (within 1 µs) and the device retains configuration and data in registers and RAM. Unlike SRAM-based FPGAs, the device does not need to reload configuration and design state from external memory components; instead it retains all necessary information to resume operation immediately.

### User Nonvolatile FlashROM

IGLOO nano devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard IGLOO nano IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the AGLN030 and smaller devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The IGLOO nano development software solutions, Libero<sup>®</sup> System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature enables the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Microsemi Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

### SRAM and FIFO

IGLOO nano devices (except the AGLN030 and smaller devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in the AGLN030 and smaller devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

### PLL and CCC

Higher density IGLOO nano devices using either the two I/O bank or four I/O bank architectures provide designers with very flexible clock conditioning capabilities. AGLN060, AGLN125, and AGLN250 contain six CCCs. One CCC (center west side) has a PLL. The AGLN030 and smaller devices use different CCCs in their architecture (CCC-GL). These CCC-GLs contain a global MUX but do not have any PLLs or programmable delays.

For devices using the six CCC block architecture, these are located at the four corners and the centers of the east and west sides. All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.

## Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the *FlashPro User's Guide* for more information.

- Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.
  - 1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
  - 2. From the FlashPro GUI, click PDB Configuration. A FlashPoint Programming File Generator window appears.
  - 3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
  - 4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-7 on page 1-9).
  - Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:

1 - I/O is set to drive out logic High

0 - I/O is set to drive out logic Low

Last Known State – I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming

Z -Tri-State: I/O is tristated

*Figure 1-7* • I/O States During Programming Window

IGLOO nano DC and Switching Characteristics

Symbol	Р	arameter	Extended Commercial	Industrial	Units
TJ	Junction temperature		$-20 \text{ to } + 85^2$	$-40 \text{ to } +100^2$	°C
VCC	1.5 V DC core supply vo	oltage <sup>3</sup>	1.425 to 1.575	1.425 to 1.575	V
	1.2 V–1.5 V wide range	core voltage <sup>4,5</sup>	1.14 to 1.575	1.14 to 1.575	V
VJTAG	JTAG DC voltage		1.4 to 3.6	1.4 to 3.6	V
VPUMP <sup>6</sup> Programming voltage		Programming mode	3.15 to 3.45	3.15 to 3.45	V
		Operation	0 to 3.6	0 to 3.6	V
÷ .	•	1.5 V DC core supply voltage <sup>3</sup>	1.425 to 1.575	1.425 to 1.575	V
	(PLL)	1.2 V–1.5 V wide range core supply voltage <sup>4</sup>	1.14 to 1.575	1.14 to 1.575	V
VCCI and	1.2 V DC supply voltage	4	1.14 to 1.26	1.14 to 1.26	V
VMV <sup>8,9</sup>	1.2 V DC wide range su	pply voltage <sup>4</sup>	1.14 to 1.575	1.14 to 1.575	V
	1.5 V DC supply voltage	)	1.425 to 1.575	1.425 to 1.575	V
	1.8 V DC supply voltage	)	1.7 to 1.9	1.7 to 1.9	V
	2.5 V DC supply voltage	)	2.3 to 2.7	2.3 to 2.7	V
	3.3 V DC supply voltage	)	3.0 to 3.6	3.0 to 3.6	V
	3.3 V DC wide range su	pply voltage <sup>10</sup>	2.7 to 3.6	2.7 to 3.6	V

### Table 2-2 • Recommended Operating Conditions <sup>1</sup>

Notes:

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.

2. Default Junction Temperature Range in the Libero SoC software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the Libero Online Help.

3. For IGLOO<sup>®</sup> nano V5 devices

- 4. For IGLOO nano V2 devices only, operating at VCCI ≥ VCC
- IGLOO nano V5 devices can be programmed with the VCC core voltage at 1.5 V only. IGLOO nano V2 devices can be programmed with the VCC core voltage at 1.2 V (with FlashPro4 only) or 1.5 V. If you are using FlashPro3 and want to do in-system programming using 1.2 V, please contact the factory.
- 6. V<sub>PUMP</sub> can be left floating during operation (not programming mode).
- 7. VCCPLL pins should be tied to VCC pins. See the "Pin Descriptions" chapter for further information.

8. VMV pins must be connected to the corresponding VCCI pins. See the Pin Descriptions chapter of the IGLOO nano FPGA Fabric User's Guide for further information.

9. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 2-21 on page 2-19. VCCI should be at the same voltage within a given I/O bank.

10. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.

#### Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature<sup>1</sup>

Product Grade	Programming Cycles	Program Retention (biased/unbiased)	Maximum Storage Temperature T <sub>STG</sub> (°C) <sup>2</sup>	Maximum Operating Junction Temperature T <sub>J</sub> (°C) <sup>2</sup>
Commercial	500	20 years	110	100
Industrial	500	20 years	110	100
Notes:			•	•

Notes:

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.

 These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.




Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

# Table 2-7 • Temperature and Voltage Derating Factors for Timing Delays (normalized to T<sub>J</sub> = 70°C, VCC = 1.14 V)

Array Voltage		Junction Temperature (°C)												
VCC (V)	-40°C	–20°C	0°C	25°C	70°C	85°C	100°C							
1.14	0.968	0.974	0.979	0.991	1.000	1.006	1.009							
1.2	0.863	0.868	0.873	0.884	0.892	0.898	0.901							
1.26	0.792	0.797	0.801	0.811	0.819	0.824	0.827							

For IGLOO nano V2, 1.2 V DC Core Supply Voltage

# **Calculating Power Dissipation**

### **Quiescent Supply Current**

Quiescent supply current (IDD) calculation depends on multiple factors, including operating voltages (VCC, VCCI, and VJTAG), operating temperature, system clock frequency, and power mode usage. Microsemi recommends using the Power Calculator and SmartPower software estimation tools to evaluate the projected static and active power based on the user design, power mode usage, operating voltage, and temperature.

Table 2-8 •	Power Supply State per Mode
	· oner euppig etate per meae

	Power Supply Configurations										
Modes/Power Supplies	VCC	VCCPLL	VCCI	VJTAG	VPUMP						
Flash*Freeze	On	On	On	On	On/off/floating						
Sleep	Off	Off	On	Off	Off						
Shutdown	Off	Off	Off	Off	Off						
No Flash*Freeze	On	On	On	On	On/off/floating						

Note: Off: Power Supply level = 0 V

Table 2-9 • Quiescent Supply Current (IDD) Characteristics, IGLOO nano Flash\*Freeze Mode\*

	Core Voltage	AGLN010	AGLN015	AGLN020	AGLN060	AGLN125	AGLN250	Units
Typical (25°C)	1.2 V	1.9	3.3	3.3	8	13	20	μA
	1.5 V	5.8	6	6	10	18	34	μA

Note: \*IDD includes VCC, VPUMP, VCCI, VCCPLL, and VMV currents. Values do not include I/O static contribution, which is shown in Table 2-13 on page 2-9 through Table 2-14 on page 2-9 and Table 2-15 on page 2-10 through Table 2-18 on page 2-11 (PDC6 and PDC7).

IGLOO nano Low Power Flash FPGAs




Figure 2-5 • Output Buffer Model and Delays (example)

### Applies to IGLOO nano at 1.5 V Core Operating Conditions

# Table 2-25 • Summary of I/O Timing Characteristics—Software Default SettingsSTD Speed Grade, Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V,Worst-Case VCCI = 3.0 V

I/O Standard	Drive Strength (mA)	Equivalent Software Default t Drive Strength Option <sup>1</sup>	Slew Rate	Capacitive Load (pF)	t <sub>воит</sub>	top	t <sub>DIN</sub>	t <sub>PY</sub>	tpys	tеоит	tzı	tzн	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
3.3 V LVTTL / 3.3 V LVCMOS	8 mA	8 mA	High	5 pF	0.97	1.79	0.19	0.86	1.16	0.66	1.83	1.45	1.98	2.38	ns
3.3 V LVCMOS Wide Range <sup>2</sup>	100 µA	8 mA	High	5 pF	0.97	2.56	0.19	1.20	1.66	0.66	2.57	2.02	2.82	3.31	ns
2.5 V LVCMOS	8 mA	8 mA	High	5 pF	0.97	1.81	0.19	1.10	1.24	0.66	1.85	1.63	1.97	2.26	ns
1.8 V LVCMOS	4 mA	4 mA	High	5 pF	0.97	2.08	0.19	1.03	1.44	0.66	2.12	1.95	1.99	2.19	ns
1.5 V LVCMOS	2 mA	2 mA	High	5 pF	0.97	2.39	0.19	1.19	1.52	0.66	2.44	2.24	2.02	2.15	ns

Notes:

 The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range, as specified in the JESD8-B specification.

IGLOO nano DC and Switching Characteristics

### Single-Ended I/O Characteristics

### 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

3.3 V LVTTL / 3.3 V LVCMOS	VIL		VIH		VOL	VOL VOH		юн	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μA <sup>4</sup>	μA <sup>4</sup>
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	10	10
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	25	27	10	10
6 mA	-0.3	0.8	2	3.6	0.4	2.4	6	6	51	54	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	10	10

Table 2-34 • Minimum and Maximum DC Input and Output Levels

Notes:

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.

2. I<sub>IH</sub> is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

Test Point 
$$rac{1}{5}$$
 pF  $R = 1 k$   
Datapath  $rac{1}{5}$  pF  $R = 1 k$   
Enable Path  $rac{1}{5}$  pF for  $t_{LZ} / t_{ZL} / t_{ZLS}$   
 $rac{1}{5}$  pF for  $t_{ZH} / t_{ZHS} / t_{ZL} / t_{ZLS}$ 

### Figure 2-7 • AC Loading

### Table 2-35 • 3.3 V LVTTL/LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input LOW (V)	Input HIGH (V)	Measuring Point* (V)	C <sub>LOAD</sub> (pF)	
0	3.3	1.4	5	

Note: \*Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

IGLOO nano DC and Switching Characteristics

### Applies to 1.2 V DC Core Voltage

# Table 2-38 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	STD	1.55	4.09	0.26	0.97	1.36	1.10	4.16	3.91	2.19	2.64	ns
4 mA	STD	1.55	4.09	0.26	0.97	1.36	1.10	4.16	3.91	2.19	2.64	ns
6 mA	STD	1.55	3.45	0.26	0.97	1.36	1.10	3.51	3.32	2.43	3.03	ns
8 mA	STD	1.55	3.45	0.26	0.97	1.36	1.10	3.51	3.32	2.43	3.03	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

# Table 2-39 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>zH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	STD	1.55	2.68	0.26	0.97	1.36	1.10	2.72	2.26	2.19	2.74	ns
4 mA	STD	1.55	2.68	0.26	0.97	1.36	1.10	2.72	2.26	2.19	2.74	ns
6 mA	STD	1.55	2.31	0.26	0.97	1.36	1.10	2.34	1.90	2.43	3.14	ns
8 mA	STD	1.55	2.31	0.26	0.97	1.36	1.10	2.34	1.90	2.43	3.14	ns

Notes:

1. Software default selection highlighted in gray.

### Timing Characteristics

### Applies to 1.5 V DC Core Voltage

### Table 2-47 • 2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	STD	0.97	4.13	0.19	1.10	1.24	0.66	4.01	4.13	1.73	1.74	ns
4 mA	STD	0.97	4.13	0.19	1.10	1.24	0.66	4.01	4.13	1.73	1.74	ns
8 mA	STD	0.97	3.39	0.19	1.10	1.24	0.66	3.31	3.39	1.98	2.19	ns
8 mA	STD	0.97	3.39	0.19	1.10	1.24	0.66	3.31	3.39	1.98	2.19	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

# Table 2-48 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>PYS</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	Units
2 mA	STD	0.97	2.19	0.19	1.10	1.24	0.66	2.23	2.11	1.72	1.80	ns
4 mA	STD	0.97	2.19	0.19	1.10	1.24	0.66	2.23	2.11	1.72	1.80	ns
6 mA	STD	0.97	1.81	0.19	1.10	1.24	0.66	1.85	1.63	1.97	2.26	ns
8 mA	STD	0.97	1.81	0.19	1.10	1.24	0.66	1.85	1.63	1.97	2.26	ns

Notes:

1. Software default selection highlighted in gray.

IGLOO nano DC and Switching Characteristics

### 1.2 V DC Core Voltage

# Table 2-73 •Input Data Register Propagation Delays<br/>Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	0.68	ns
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	0.97	ns
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	0.00	ns
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	1.19	ns
t <sub>IPRE2Q</sub>	Asynchronous Preset-to-Q of the Input Data Register	1.19	ns
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	0.00	ns
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	0.24	ns
t <sub>IREMPRE</sub>	Asynchronous Preset Removal Time for the Input Data Register	0.00	ns
t <sub>IRECPRE</sub>	Asynchronous Preset Recovery Time for the Input Data Register	0.24	ns
t <sub>IWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.19	ns
t <sub>IWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.19	ns
t <sub>ICKMPWH</sub>	Clock Minimum Pulse Width HIGH for the Input Data Register	0.31	ns
t <sub>ICKMPWL</sub>	Clock Minimum Pulse Width LOW for the Input Data Register	0.28	ns



IGLOO nano DC and Switching Characteristics

### VersaTile Specifications as a Sequential Module

The IGLOO nano library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *IGLOO*, *ProASIC3*, *SmartFusion and Fusion Macro Library Guide for Software v10.1*.




Figure 2-23 • Sample of Sequential Cells

# Table 2-90 •AGLN020 Global Resource<br/>Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		S	Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units	
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.21	1.55	ns	
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.23	1.65	ns	
t <sub>RCKMPWH</sub>	Minimum Pulse Width High for Global Clock	1.40		ns	
t <sub>RCKMPWL</sub>	Minimum Pulse Width Low for Global Clock	1.65		ns	
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.42	ns	

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### Table 2-91 • AGLN060 Global Resource

Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.425 V

		Std.		
Parameter	Description	Min. <sup>1</sup>	Max. <sup>2</sup>	Units
t <sub>RCKL</sub>	Input Low Delay for Global Clock	1.32	1.62	ns
t <sub>RCKH</sub>	Input High Delay for Global Clock	1.34	1.71	ns
t <sub>RCKMPWH</sub>	Minimum Pulse Width HIGH for Global Clock	1.40		ns
t <sub>RCKMPWL</sub>	Minimum Pulse Width LOW for Global Clock	1.65		ns
t <sub>RCKSW</sub>	Maximum Skew for Global Clock		0.38	ns

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

### **Timing Characteristics**

1.5 V DC Core Voltage

### Table 2-102 • RAM4K9

### Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	0.69	ns
t <sub>AH</sub>	Address hold time	0.13	ns
t <sub>ENS</sub>	REN, WEN setup time	0.68	ns
t <sub>ENH</sub>	REN, WEN hold time	0.13	ns
t <sub>BKS</sub>	BLK setup time	1.37	ns
t <sub>BKH</sub>	BLK hold time	0.13	ns
t <sub>DS</sub>	Input data (DIN) setup time	0.59	ns
t <sub>DH</sub>	Input data (DIN) hold time	0.30	ns
t <sub>CKQ1</sub>	Clock HIGH to new data valid on DOUT (output retained, WMODE = 0)	2.94	ns
	Clock HIGH to new data valid on DOUT (flow-through, WMODE = 1)	2.55	ns
t <sub>CKQ2</sub>	Clock HIGH to new data valid on DOUT (pipelined)	1.51	ns
t <sub>C2CWWL</sub> 1	Address collision clk-to-clk delay for reliable write after write on same address; applicable to closing edge	0.23	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge	0.35	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge	0.41	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on DOUT (flow-through)	1.72	ns
	RESET Low to data out Low on DOUT (pipelined)	1.72	ns
t <sub>REMRSTB</sub>	RESET removal	0.51	ns
t <sub>RECRSTB</sub>	RESET recovery	2.68	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.68	ns
t <sub>CYC</sub>	Clock cycle time	6.24	ns
F <sub>MAX</sub>	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note AC374: Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based FPGAs and SoC FPGAs App Note.

IGLOO nano DC and Switching Characteristics

### Table 2-103 • RAM512X18

Parameter	Description	Std.	Units
t <sub>AS</sub>	Address setup time	0.69	ns
t <sub>AH</sub>	Address hold time	0.13	ns
t <sub>ENS</sub>	REN, WEN setup time	0.61	ns
t <sub>ENH</sub>	REN, WEN hold time	0.07	ns
t <sub>DS</sub>	Input data (WD) setup time	0.59	ns
t <sub>DH</sub>	Input data (WD) hold time	0.30	ns
t <sub>CKQ1</sub>	Clock HIGH to new data valid on RD (output retained)	3.51	ns
t <sub>CKQ2</sub>	Clock HIGH to new data valid on RD (pipelined)	1.43	ns
t <sub>C2CRWH</sub> 1	Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge	0.35	ns
t <sub>C2CWRH</sub> 1	Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge	0.42	ns
t <sub>RSTBQ</sub>	RESET Low to data out Low on RD (flow-through)	1.72	ns
	RESET Low to data out Low on RD (pipelined)	1.72	ns
t <sub>REMRSTB</sub>	RESET removal	0.51	0.51
t <sub>RECRSTB</sub>	RESET recovery	2.68	ns
t <sub>MPWRSTB</sub>	RESET minimum pulse width	0.68	ns
t <sub>CYC</sub>	Clock cycle time	6.24	ns
F <sub>MAX</sub>	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note AC374: Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based FPGAs and SoC FPGAs App Note.

# **Embedded FlashROM Characteristics**




Figure 2-41 • Timing Diagram

### **Timing Characteristics**

1.5 V DC Core Voltage

# Table 2-108 • Embedded FlashROM Access TimeWorst Commercial-Case Conditions: TJ = 70°C, VCC = 1.425 V

Parameter	Description	Std.	Units
t <sub>SU</sub>	Address Setup Time	0.57	ns
t <sub>HOLD</sub>	Address Hold Time	0.00	ns
t <sub>CK2Q</sub>	Clock to Out	20.90	ns
F <sub>MAX</sub>	Maximum Clock Frequency	15	MHz

### 1.2 V DC Core Voltage

### Table 2-109 • Embedded FlashROM Access Time Worst Commercial-Case Conditions: T<sub>J</sub> = 70°C, VCC = 1.14 V

Parameter	Description	Std.	Units
t <sub>SU</sub>	Address Setup Time	0.59	ns
t <sub>HOLD</sub>	Address Hold Time	0.00	ns
t <sub>CK2Q</sub>	Clock to Out	35.74	ns
F <sub>MAX</sub>	Maximum Clock Frequency	10	MHz

Package Pin Assignments

CS81		CS81		
Pin Number	AGLN060Z Function	Pin Number	AGLN060Z Function	
A1	GAA0/IO02RSB0	D8	GCC1/IO35RSB0	
A2	GAA1/IO03RSB0	D9	GCC0/IO36RSB0	
A3	GAC0/IO06RSB0	E1	GFB0/IO83RSB1	
A4	IO09RSB0	E2	GFB1/IO84RSB1	
A5	IO13RSB0	E3	GFA1/IO81RSB1	
A6	IO18RSB0	E4	VCCIB1	
A7	GBB0/IO21RSB0	E5	VCC	
A8	GBA1/IO24RSB0	E6	VCCIB0	
A9	GBA2/IO25RSB0	E7	GCA1/IO39RSB0	
B1	GAA2/IO95RSB1	E8	GCA0/IO40RSB0	
B2	GAB0/IO04RSB0	E9	GCB2/IO42RSB0	
B3	GAC1/IO07RSB0	F1 <sup>1</sup>	VCCPLF	
B4	IO08RSB0	F2 <sup>1</sup>	VCOMPLF	
B5	IO15RSB0	F3	GND	
B6	GBC0/IO19RSB0	F4	GND	
B7	GBB1/IO22RSB0	F5	VCCIB1	
B8	IO26RSB0	F6	GND	
B9	GBB2/IO27RSB0	F7	GDA1/IO49RSB0	
C1	GAB2/IO93RSB1	F8	GDC1/IO45RSB0	
C2	IO94RSB1	F9	GDC0/IO46RSB0	
C3	GND	G1	GEA0/IO69RSB1	
C4	IO10RSB0	G2	GEC1/IO74RSB1	
C5	IO17RSB0	G3	GEB1/IO72RSB1	
C6	GND	G4	IO63RSB1	
C7	GBA0/IO23RSB0	G5	IO60RSB1	
C8	GBC2/IO29RSB0	G6	IO54RSB1	
C9	IO31RSB0	G7	GDB2/IO52RSB1	
D1	GAC2/IO91RSB1	G8	VJTAG	
D2	IO92RSB1	G9	TRST	
D3	GFA2/IO80RSB1	H1	GEA1/IO70RSB1	
D4	VCC	H2	FF/GEB2/IO67RSB1	
D5	VCCIB0	H3	IO65RSB1	
D6	GND	H4	IO62RSB1	
D7	GCC2/IO43RSB0	H5	IO59RSB1	

CS81				
Pin Number	AGLN060Z Function			
H6	IO56RSB1			
H7 <sup>2</sup>	GDA2/IO51RSB1			
H8	TDI			
H9	TDO			
J1	GEA2/IO68RSB1			
J2	GEC2/IO66RSB1			
J3	IO64RSB1			
J4	IO61RSB1			
J5	IO58RSB1			
J6	IO55RSB1			
J7	ТСК			
J8	TMS			
J9	VPUMP			

### Notes:

1. Pin numbers F1 and F2 must be connected to ground because a PLL is not supported for AGLN060Z-CS81.

2. The bus hold attribute (hold previous I/O state in Flash\*Freeze mode) is not supported for pin H7 in AGLN060Z-CS81.

IGLOO nano Low Power Flash FPGAs

CS81		CS81	
Pin Number	AGLN250 Function	Pin Number	AGLN250 Function
A1	GAA0/IO00RSB0	E1	GFB0/IO59RSB3
A2	GAA1/IO01RSB0	E2	GFB1/IO60RSB3
A3	GAC0/IO04RSB0	E3	GFA1/IO58RSB3
A4	IO07RSB0	E4	VCCIB3
A5	IO09RSB0	E5	VCC
A6	IO12RSB0	E6	VCCIB1
A7	GBB0/IO16RSB0	E7	GCA0/IO28RSB1
A8	GBA1/IO19RSB0	E8	GCA1/IO27RSB1
A9	GBA2/IO20RSB1	E9	GCB2/IO29RSB1
B1	GAA2/IO67RSB3	F1	VCCPLF
B2	GAB0/IO02RSB0	F2	VCOMPLF
B3	GAC1/IO05RSB0	F3	GND
B4	IO06RSB0	F4	GND
B5	IO10RSB0	F5	VCCIB2
B6	GBC0/IO14RSB0	F6	GND
B7	GBB1/IO17RSB0	F7	GDA1/IO33RSB1
B8	IO21RSB1	F8	GDC1/IO31RSB1
B9	GBB2/IO22RSB1	F9	GDC0/IO32RSB1
C1	GAB2/IO65RSB3	G1	GEA0/IO51RSB3
C2	IO66RSB3	G2	GEC1/IO54RSB3
C3	GND	G3	GEC0/IO53RSB3
C4	IO08RSB0	G4	IO45RSB2
C5	IO11RSB0	G5	IO42RSB2
C6	GND	G6	IO37RSB2
C7	GBA0/IO18RSB0	G7	GDB2/IO35RSB2
C8	GBC2/IO23RSB1	G8	VJTAG
C9	IO24RSB1	G9	TRST
D1	GAC2/IO63RSB3	H1	GEA1/IO52RSB3
D2	IO64RSB3	H2	FF/GEB2/IO49RSB2
D3	GFA2/IO56RSB3	H3	IO47RSB2
D4	VCC	H4	IO44RSB2
D5	VCCIB0	H5	IO41RSB2
D6	GND	H6	IO39RSB2
D7	IO30RSB1	H7	GDA2/IO34RSB2
D8	GCC1/IO25RSB1	H8	TDI
D9	GCC0/IO26RSB1	H9	TDO

CS81		
Pin Number	AGLN250 Function	
J1	GEA2/IO50RSB2	
J2	GEC2/IO48RSB2	
J3	IO46RSB2	
J4	IO43RSB2	
J5	IO40RSB2	
J6	IO38RSB2	
J7	ТСК	
J8	TMS	
J9	VPUMP	

Note: \* Pin numbers F1 and F2 must be connected to ground because a PLL is not supported for AGLN250-CS81.