E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3072
Total RAM Bits	36864
Number of I/O	71
Number of Gates	125000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agln125v2-vq100i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, flash-based IGLOO nano devices allow all functionality to be Instant On; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic.

Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The IGLOO nano device architecture mitigates the need for ASIC migration at higher user volumes. This makes IGLOO nano devices cost-effective ASIC replacement solutions, especially for applications in the consumer, networking/communications, computing, and avionics markets.

With a variety of devices under \$1, IGLOO nano FPGAs enable cost-effective implementation of programmable logic and quick time to market.

Firm-Error Immunity

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of IGLOO nano flash-based FPGAs. Once it is programmed, the flash cell configuration element of IGLOO nano FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

Advanced Flash Technology

The IGLOO nano device offers many benefits, including nonvolatility and reprogrammability, through an advanced flash-based, 130-nm LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

IGLOO nano FPGAs utilize design and process techniques to minimize power consumption in all modes of operation.

Advanced Architecture

The proprietary IGLOO nano architecture provides granularity comparable to standard-cell ASICs. The IGLOO nano device consists of five distinct and programmable architectural features (Figure 1-3 on page 1-5 to Figure 1-4 on page 1-5):

- Flash*Freeze technology
- FPGA VersaTiles
- Dedicated FlashROM
- Dedicated SRAM/FIFO memory[†]
- Extensive CCCs and PLLs[†]
- Advanced I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the IGLOO nano core tile as either a three-input lookup table (LUT) equivalent or a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the ProASIC[®] family of third-generation-architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

[†] The AGLN030 and smaller devices do not support PLL or SRAM.



The inputs of the six CCC blocks are accessible from the FPGA core or from dedicated connections to the CCC block, which are located near the CCC.

The CCC block has these key features:

- Wide input frequency range (f_{IN CCC}) = 1.5 MHz up to 250 MHz
- Output frequency range (f_{OUT CCC}) = 0.75 MHz up to 250 MHz
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle = 50% ± 1.5% or better (for PLL only)
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time is 300 µs (for PLL only)
- Exceptional tolerance to input period jitter—allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of 40 ps \times 250 MHz / f_{OUT_CCC} (for PLL only)

Global Clocking

IGLOO nano devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

I/Os with Advanced I/O Standards

IGLOO nano FPGAs feature a flexible I/O structure, supporting a range of voltages (1.2 V, 1.2 V wide range, 1.5 V, 1.8 V, 2.5 V, 3.0 V wide range, and 3.3 V).

The I/Os are organized into banks with two, three, or four banks per device. The configuration of these banks determines the I/O standards supported.

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of various single-data-rate applications for all versions of nano devices and double-data-rate applications for the AGLN060, AGLN125, and AGLN250 devices.

IGLOO nano devices support LVTTL and LVCMOS I/O standards, are hot-swappable, and support cold-sparing and Schmitt trigger.

Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a powered-up system.

Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.

Wide Range I/O Support

IGLOO nano devices support JEDEC-defined wide range I/O operation. IGLOO nano devices support both the JESD8-B specification, covering both 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V, and JESD8-12 with its 1.2 V nominal, supporting an effective operating range of 1.14 V to 1.575 V.

Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

vcci	Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot ²
2.7 V or less	10%	1.4 V
	5%	1.49 V
3 V	10%	1.1 V
	5%	1.19 V
3.3 V	10%	0.79 V
	5%	0.88 V
3.6 V	10%	0.45 V
	5%	0.54 V

Table 2-4 • Overshoot and Undershoot Limits ¹

Notes:

1. Based on reliability requirements at 85°C.

 The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO nano device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4.

There are five regions to consider during power-up.

IGLOO nano I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.1 V Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V Ramping up (V2 devices): 0.65 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.55 V < trip_point_down < 0.95 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.

IGLOO nano Low Power Flash FPGAs



Figure 2-5 • Output Buffer Model and Delays (example)

Overview of I/O Performance

Summary of I/O DC Input and Output Levels – Default I/O Software Settings

Table 2-21 •	Summary of Maximum and Minimum DC Input and Output Levels
	Applicable to Commercial and Industrial Conditions—Software Default Settings

		Equivalent			VIL	VIH		VOL	VOH	IOL ¹	IOH ¹
I/O Standard	Drive Strength	Software Default Drive Strength ²	Slew Rate	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	8 mA	8 mA	High	-0.3	0.8	2	3.6	0.4	2.4	8	8
3.3 V LVCMOS Wide Range ³	100 µA	8 mA	High	-0.3	0.8	2	3.6	0.2	VCCI – 0.2	100 μΑ	100 μΑ
2.5 V LVCMOS	8 mA	8 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	8	8
1.8 V LVCMOS	4 mA	4 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI – 0.45	4	4
1.5 V LVCMOS	2 mA	2 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	2	2
1.2 V LVCMOS ⁴	1 mA	1 mA	High	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	1	1
1.2 V LVCMOS Wide Range ^{4,5}	100 µA	1 mA	High	-0.3	0.3 * VCCI	0.7 * VCCI	3.6	0.1	VCCI – 0.1	100 μΑ	100 μΑ

Notes:

1. Currents are measured at 85°C junction temperature.

2. The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range, as specified in the JESD8-B specification.

4. Applicable to IGLOO nano V2 devices operating at VCCI \geq VCC.

5. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V wide range, as specified in the JESD8-12 specification.

Table 2-22 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

	Comn	nercial ¹	Indus	strial ²
	IIL ³	IIH ⁴	IIL ³	IIH ⁴
DC I/O Standards	μΑ	μΑ	μA	μA
3.3 V LVTTL / 3.3 V LVCMOS	10	10	15	15
3.3 V LVCOMS Wide Range	10	10	15	15
2.5 V LVCMOS	10	10	15	15
1.8 V LVCMOS	10	10	15	15
1.5 V LVCMOS	10	10	15	15
1.2 V LVCMOS ⁵	10	10	15	15
1.2 V LVCMOS Wide Range ⁵	10	10	15	15

Notes:

1. Commercial range ($-20^{\circ}C < T_A < 70^{\circ}C$)

2. Industrial range ($-40^{\circ}C < T_A < 85^{\circ}C$)

3. I_{IH} is the input leakage current per I/O pin over recommended operating conditions, where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

4. I_{IL} is the input leakage current per I/O pin over recommended operating conditions, where –0.3 V < VIN < VIL.

5. Applicable to IGLOO nano V2 devices operating at VCCI \geq VCC.

Applies to 1.2 V DC Core Voltage

Table 2-43 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{РY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	Units
100 µA	2 mA	STD	1.55	6.01	0.26	1.31	1.91	1.10	6.01	5.66	3.02	3.49	ns
100 µA	4 mA	STD	1.55	6.01	0.26	1.31	1.91	1.10	6.01	5.66	3.02	3.49	ns
100 µA	6 mA	STD	1.55	5.02	0.26	1.31	1.91	1.10	5.02	4.76	3.38	4.10	ns
100 µA	8 mA	STD	1.55	5.02	0.26	1.31	1.91	1.10	5.02	4.76	3.38	4.10	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-44 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{dout}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	Units
100 µA	2 mA	STD	1.55	3.82	0.26	1.31	1.91	1.10	3.82	3.15	3.01	3.65	ns
100 µA	4 mA	STD	1.55	3.82	0.26	1.31	1.91	1.10	3.82	3.15	3.01	3.65	ns
100 µA	6 mA	STD	1.55	3.25	0.26	1.31	1.91	1.10	3.25	2.61	3.38	4.27	ns
100 µA	8 mA	STD	1.55	3.25	0.26	1.31	1.91	1.10	3.25	2.61	3.38	4.27	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

3. Software default selection highlighted in gray.



IGLOO nano DC and Switching Characteristics

1.2 V LVCMOS Wide Range

Table 2-67 • Minimum and Maximum DC input and Output Lev	els
--	-----

1.2 V LVCMOS Wide Range		VIL	VIH		VOL	VОН	IOL	юн	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μA ⁴	μA ⁴
1 mA	-0.3	0.3 * VCCI	0.7 * VCCI	3.6	0.1	VCCI - 0.1	100	100	10	13	10	10

Notes:

1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.

2. *I_{IH}* is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Applicable to IGLOO nano V2 devices operating at VCCI \geq VCC.

6. Software default selection highlighted in gray.

Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-68 • 1.2 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{dout}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 µA	1 mA	STD	1.55	8.30	0.26	1.56	2.27	1.10	7.97	7.54	2.56	2.55	ns

Notes:

1. The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is $\pm 100 \ \mu$ A. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-69 • 1.2 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{dout}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
100 µA	1 mA	STD	1.55	3.50	0.26	1.56	2.27	1.10	3.37	3.10	2.55	2.66	ns

Notes:

 The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

3. Software default selection highlighted in gray.



Output Register

Figure 2-15 • Output Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-74 • Output Data Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t _{OCLKQ}	Clock-to-Q of the Output Data Register	1.00	ns
t _{OSUD}	Data Setup Time for the Output Data Register	0.51	ns
t _{OHD}	Data Hold Time for the Output Data Register	0.00	ns
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	1.34	ns
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	1.34	ns
t _{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	0.00	ns
t _{ORECCLR}	Asynchronous Clear Recovery Time for the Output Data Register	0.24	ns
t _{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	0.00	ns
t _{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	0.24	ns
t _{OWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	ns
t _{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	ns
t _{OCKMPWH}	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	ns
t _{OCKMPWL}	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Microsemi

IGLOO nano DC and Switching Characteristics



Figure 2-18 • Input DDR Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-79 •	Input DDR Propagation Delays	
	Commercial-Case Conditions: $T_1 = 70^{\circ}$ C, Worst-Case VCC = 1.25 V	

Parameter	Description	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.48	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.65	ns
t _{DDRISUD1}	Data Setup for Input DDR (negedge)	0.50	ns
t _{DDRISUD2}	Data Setup for Input DDR (posedge)	0.40	ns
t _{DDRIHD1}	Data Hold for Input DDR (negedge)	0.00	ns
t _{DDRIHD2}	Data Hold for Input DDR (posedge)	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.82	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.98	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal Time for Input DDR	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery Time for Input DDR	0.23	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width HIGH for Input DDR	0.31	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width LOW for Input DDR	0.28	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	250.00	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Microsemi

IGLOO nano DC and Switching Characteristics

1.2 V DC Core Voltage

Table 2-83 • Output DDR Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{DDROCLKQ}	Clock-to-Out of DDR for Output DDR	1.60	ns
t _{DDROSUD1}	Data_F Data Setup for Output DDR	1.09	ns
t _{DDROSUD2}	Data_R Data Setup for Output DDR	1.16	ns
t _{DDROHD1}	Data_F Data Hold for Output DDR	0.00	ns
t _{DDROHD2}	Data_R Data Hold for Output DDR	0.00	ns
t _{DDROCLR2Q}	Asynchronous Clear-to-Out for Output DDR	1.99	ns
t _{DDROREMCLR}	Asynchronous Clear Removal Time for Output DDR	0.00	ns
t _{DDRORECCLR}	Asynchronous Clear Recovery Time for Output DDR	0.24	ns
t _{DDROWCLR1}	Asynchronous Clear Minimum Pulse Width for Output DDR	0.19	ns
t _{DDROCKMPWH}	Clock Minimum Pulse Width HIGH for the Output DDR	0.31	ns
t _{DDROCKMPWL}	Clock Minimum Pulse Width LOW for the Output DDR	0.28	ns
F _{DDOMAX}	Maximum Frequency for the Output DDR	160.00	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Global Resource Characteristics

AGLN125 Clock Tree Topology

Clock delays are device-specific. Figure 2-25 is an example of a global tree used for clock routing. The global tree presented in Figure 2-25 is driven by a CCC located on the west side of the AGLN125 device. It is used to drive all D-flip-flops in the device.



Figure 2-25 • Example of Global Tree Use in an AGLN125 Device for Clock Routing

Timing Characteristics

1.5 V DC Core Voltage

Table 2-102 • RAM4K9

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t _{AS}	Address setup time	0.69	ns
t _{AH}	Address hold time	0.13	ns
t _{ENS}	REN, WEN setup time	0.68	ns
t _{ENH}	REN, WEN hold time	0.13	ns
t _{BKS}	BLK setup time	1.37	ns
t _{BKH}	BLK hold time	0.13	ns
t _{DS}	Input data (DIN) setup time	0.59	ns
t _{DH}	Input data (DIN) hold time	0.30	ns
t _{CKQ1}	Clock HIGH to new data valid on DOUT (output retained, WMODE = 0)	2.94	ns
	Clock HIGH to new data valid on DOUT (flow-through, WMODE = 1)	2.55	ns
t _{CKQ2}	Clock HIGH to new data valid on DOUT (pipelined)	1.51	ns
t _{C2CWWL} 1	Address collision clk-to-clk delay for reliable write after write on same address; applicable to closing edge	0.23	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge	0.35	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge	0.41	ns
t _{RSTBQ}	RESET Low to data out Low on DOUT (flow-through)	1.72	ns
	RESET Low to data out Low on DOUT (pipelined)	1.72	ns
t _{REMRSTB}	RESET removal	0.51	ns
t _{RECRSTB}	RESET recovery	2.68	ns
t _{MPWRSTB}	RESET minimum pulse width	0.68	ns
t _{CYC}	Clock cycle time	6.24	ns
F _{MAX}	Maximum frequency	160	MHz

Notes:

1. For more information, refer to the application note AC374: Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based FPGAs and SoC FPGAs App Note.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

1.2 V DC Core Voltage

Table 2-104 • RAM4K9

Parameter	Description	Std.	Units
t _{AS}	Address setup time	1.28	ns
t _{AH}	Address hold time	0.25	ns
t _{ENS}	REN, WEN setup time	1.25	ns
t _{ENH}	REN, WEN hold time	0.25	ns
t _{BKS}	BLK setup time	2.54	ns
t _{BKH}	BLK hold time	0.25	ns
t _{DS}	Input data (DIN) setup time	1.10	ns
t _{DH}	Input data (DIN) hold time	0.55	ns
t _{CKQ1}	Clock HIGH to new data valid on DOUT (output retained, WMODE = 0)	5.51	ns
	Clock HIGH to new data valid on DOUT (flow-through, WMODE = 1)	4.77	ns
t _{CKQ2}	Clock HIGH to new data valid on DOUT (pipelined)	2.82	ns
t _{C2CWWL} 1	Address collision clk-to-clk delay for reliable write after write on same address; applicable to closing edge	0.30	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge	0.89	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge	1.01	ns
t _{RSTBQ}	RESET LOW to data out LOW on DOUT (flow-through)	3.21	ns
	RESET LOW to data out LOW on DO (pipelined)	3.21	ns
t _{REMRSTB}	RESET removal	0.93	ns
t _{RECRSTB}	RESET recovery	4.94	ns
t _{MPWRSTB}	RESET minimum pulse width	1.18	ns
t _{CYC}	Clock cycle time	10.90	ns
F _{MAX}	Maximum frequency	92	MHz

Notes:

1. For more information, refer to the application note AC374: Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based FPGAs and SoC FPGAs App Note.

2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

IGLOO nano Low Power Flash FPGAs







Pin Descriptions

interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

VPUMP

Programming Supply Voltage

IGLOO nano devices support single-voltage ISP of the configuration flash and FlashROM. For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in the datasheet.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, 0.01 μ F and 0.33 μ F capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

User Pins

I/O

FF

User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter in the *IGLOO nano FPGA Fabric User's Guide*. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the "I/O Structures in nano Devices" chapter of the IGLOO nano FPGA Fabric User's Guide for an explanation of the naming of global pins.

Flash*Freeze Mode Activation Pin

Flash*Freeze is available on IGLOO nano devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze mode is not used in the design, the FF pin is available as a regular I/O.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin



Package Pin Assignments

QN68			QN68		
Pin Number	AGLN020 Function		Pin Number	AGLN020 Function	
1	IO60RSB2		36	TDO	
2	IO54RSB2		37	TRST	
3	IO52RSB2		38	VJTAG	
4	IO50RSB2		39	IO17RSB0	
5	IO49RSB2		40	IO16RSB0	
6	GEC0/IO48RSB2		41	GDA0/IO15RSB0	
7	GEA0/IO47RSB2		42	GDC0/IO14RSB0	
8	VCC		43	IO13RSB0	
9	GND		44	VCCIB0	
10	VCCIB2		45	GND	
11	IO46RSB2		46	VCC	
12	IO45RSB2		47	IO12RSB0	
13	IO44RSB2		48	IO11RSB0	
14	IO43RSB2		49	IO09RSB0	
15	IO42RSB2		50	IO05RSB0	
16	IO41RSB2		51	IO00RSB0	
17	IO40RSB2		52	IO07RSB0	
18	FF/IO39RSB1		53	IO03RSB0	
19	IO37RSB1		54	IO18RSB1	
20	IO35RSB1		55	IO20RSB1	
21	IO33RSB1		56	IO22RSB1	
22	IO31RSB1		57	IO24RSB1	
23	IO30RSB1		58	IO28RSB1	
24	VCC		59	NC	
25	GND		60	GND	
26	VCCIB1		61	NC	
27	IO27RSB1		62	IO32RSB1	
28	IO25RSB1		63	IO34RSB1	
29	IO23RSB1		64	IO36RSB1	
30	IO21RSB1		65	IO61RSB2	
31	IO19RSB1		66	IO58RSB2	
32	ТСК		67	IO56RSB2	
33	TDI		68	IO63RSB2	
34	TMS		L	•	
35	VPUMP				



Package Pin Assignments

VQ100



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

Microsemi

Package Pin Assignments

VQ100			VQ100	VQ100		
Pin Number	AGLN060 Function	Pin Number	AGLN060 Function	Pin Number	AGLN060 Function	
1	GND	36	IO61RSB1	71	GBB2/IO27RSB0	
2	GAA2/IO51RSB1	37	VCC	72	IO26RSB0	
3	IO52RSB1	38	GND	73	GBA2/IO25RSB0	
4	GAB2/IO53RSB1	39	VCCIB1	74	VMV0	
5	IO95RSB1	40	IO60RSB1	75	GNDQ	
6	GAC2/IO94RSB1	41	IO59RSB1	76	GBA1/IO24RSB0	
7	IO93RSB1	42	IO58RSB1	77	GBA0/IO23RSB0	
8	IO92RSB1	43	IO57RSB1	78	GBB1/IO22RSB0	
9	GND	44	GDC2/IO56RSB1	79	GBB0/IO21RSB0	
10	GFB1/IO87RSB1	45*	GDB2/IO55RSB1	80	GBC1/IO20RSB0	
11	GFB0/IO86RSB1	46	GDA2/IO54RSB1	81	GBC0/IO19RSB0	
12	VCOMPLF	47	ТСК	82	IO18RSB0	
13	GFA0/IO85RSB1	48	TDI	83	IO17RSB0	
14	VCCPLF	49	TMS	84	IO15RSB0	
15	GFA1/IO84RSB1	50	VMV1	85	IO13RSB0	
16	GFA2/IO83RSB1	51	GND	86	IO11RSB0	
17	VCC	52	VPUMP	87	VCCIB0	
18	VCCIB1	53	NC	88	GND	
19	GEC1/IO77RSB1	54	TDO	89	VCC	
20	GEB1/IO75RSB1	55	TRST	90	IO10RSB0	
21	GEB0/IO74RSB1	56	VJTAG	91	IO09RSB0	
22	GEA1/IO73RSB1	57	GDA1/IO49RSB0	92	IO08RSB0	
23	GEA0/IO72RSB1	58	GDC0/IO46RSB0	93	GAC1/IO07RSB0	
24	VMV1	59	GDC1/IO45RSB0	94	GAC0/IO06RSB0	
25	GNDQ	60	GCC2/IO43RSB0	95	GAB1/IO05RSB0	
26	GEA2/IO71RSB1	61	GCB2/IO42RSB0	96	GAB0/IO04RSB0	
27	FF/GEB2/IO70RSB1	62	GCA0/IO40RSB0	97	GAA1/IO03RSB0	
28	GEC2/IO69RSB1	63	GCA1/IO39RSB0	98	GAA0/IO02RSB0	
29	IO68RSB1	64	GCC0/IO36RSB0	99	IO01RSB0	
30	IO67RSB1	65	GCC1/IO35RSB0	100	IO00RSB0	
31	IO66RSB1	66	VCCIB0			
32	IO65RSB1	67	GND			
33	IO64RSB1	68	VCC			
34	IO63RSB1	69	IO31RSB0			
35	IO62RSB1	70	GBC2/IO29RSB0			

Note: *The bus hold attribute (hold previous I/O state in Flash*Freeze mode) is not supported for pin 45 in AGLN060-VQ100.

Microsemi

Package Pin Assignments

VQ100			VQ100	VQ100		
Pin Number	AGLN125 Function	Pin Number	AGLN125 Function	Pin Number	AGLN125 Function	
1	GND	37	VCC	73	GBA2/IO41RSB0	
2	GAA2/IO67RSB1	38	GND	74	VMV0	
3	IO68RSB1	39	VCCIB1	75	GNDQ	
4	GAB2/IO69RSB1	40	IO87RSB1	76	GBA1/IO40RSB0	
5	IO132RSB1	41	IO84RSB1	77	GBA0/IO39RSB0	
6	GAC2/IO131RSB1	42	IO81RSB1	78	GBB1/IO38RSB0	
7	IO130RSB1	43	IO75RSB1	79	GBB0/IO37RSB0	
8	IO129RSB1	44	GDC2/IO72RSB1	80	GBC1/IO36RSB0	
9	GND	45	GDB2/IO71RSB1	81	GBC0/IO35RSB0	
10	GFB1/IO124RSB1	46	GDA2/IO70RSB1	82	IO32RSB0	
11	GFB0/IO123RSB1	47	тск	83	IO28RSB0	
12	VCOMPLF	48	TDI	84	IO25RSB0	
13	GFA0/IO122RSB1	49	TMS	85	IO22RSB0	
14	VCCPLF	50	VMV1	86	IO19RSB0	
15	GFA1/IO121RSB1	51	GND	87	VCCIB0	
16	GFA2/IO120RSB1	52	VPUMP	88	GND	
17	VCC	53	NC	89	VCC	
18	VCCIB1	54	TDO	90	IO15RSB0	
19	GEC0/IO111RSB1	55	TRST	91	IO13RSB0	
20	GEB1/IO110RSB1	56	VJTAG	92	IO11RSB0	
21	GEB0/IO109RSB1	57	GDA1/IO65RSB0	93	IO09RSB0	
22	GEA1/IO108RSB1	58	GDC0/IO62RSB0	94	IO07RSB0	
23	GEA0/IO107RSB1	59	GDC1/IO61RSB0	95	GAC1/IO05RSB0	
24	VMV1	60	GCC2/IO59RSB0	96	GAC0/IO04RSB0	
25	GNDQ	61	GCB2/IO58RSB0	97	GAB1/IO03RSB0	
26	GEA2/IO106RSB1	62	GCA0/IO56RSB0	98	GAB0/IO02RSB0	
27	FF/GEB2/IO105RSB1	63	GCA1/IO55RSB0	99	GAA1/IO01RSB0	
28	GEC2/IO104RSB1	64	GCC0/IO52RSB0	100	GAA0/IO00RSB0	
29	IO102RSB1	65	GCC1/IO51RSB0			
30	IO100RSB1	66	VCCIB0			
31	IO99RSB1	67	GND			
32	IO97RSB1	68	VCC			
33	IO96RSB1	69	IO47RSB0			
34	IO95RSB1	70	GBC2/IO45RSB0			
35	IO94RSB1	71	GBB2/IO43RSB0			
36	IO93RSB1	72	IO42RSB0			



Datasheet Information

Revision	Changes				
Revision 10 (continued)	The following tables were updated with current available information. The equivalent software default drive strength option was added.				
	Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels				
	Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings				
	Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings				
	Table 2-28 • I/O Output Buffer Maximum Resistances ¹				
	Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances				
	Table 2-30 • I/O Short Currents IOSH/IOSL				
	Timing tables in the "Single-Ended I/O Characteristics" section, including new tables for 3.3 V and 1.2 V LVCMOS wide range.				
	Table 2-40 ${\scriptstyle \bullet}$ Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range				
	Table 2-63 • Minimum and Maximum DC Input and Output Levels				
	Table 2-67 • Minimum and Maximum DC Input and Output Levels (new)				
	The formulas in the notes to Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances were revised (SAR 21348).				
	The text introducing Table 2-31 • Duration of Short Circuit Event before Failure was revised to state six months at 100° instead of three months at 110° for reliability concerns. The row for 110° was removed from the table.				
	The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5-V tolerant input buffer and push-pull output buffer."	2-32			
	The $F_{DDRIMAX}$ and F_{DDOMAX} values were added to tables in the "DDR Module Specifications" section (SAR 23919). A note was added stating that DDR is not supported for AGLN010, AGLN015, and AGLN020.	2-51			
	Tables in the "Global Tree Timing Characteristics" section were updated with new information available.	2-64			
	Table 2-100 IGLOO nano CCC/PLL Specification and Table 2-101 IGLOO nano CCC/PLL Specification were revised (SAR 79390).	2-70, 2-71			
	Tables in the SRAM "Timing Characteristics" section and FIFO "Timing Characteristics" section were updated with new information available.	2-77, 2-85			
	Table 3-3 • TRST and TCK Pull-Down Recommendations is new.	3-4			
	A note was added to the "CS81" pin tables for AGLN060, AGLN060Z, AGLN125, AGLN125Z, AGLN250, and AGLN250Z indicating that pins F1 and F2 must be grounded (SAR 25007).	4-9, through 4-14			
	A note was added to the "CS81" and "VQ100" pin tables for AGLN060 and AGLN060Z stating that bus hold is not available for pin H7 or pin 45 (SAR 24079).	4-9, 4-24			
	The AGLN250 function for pin C8 in the "CS81" table was revised (SAR 22134).	4-13			