



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 3072 |
| Total RAM Bits | 36864 |
| Number of I/O | 71 |
| Number of Gates | 125000 |
| Voltage - Supply | 1.14V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-VQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/agln125v2-zvqg100i |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, flash-based IGLOO nano devices allow all functionality to be Instant On; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic.

Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The IGLOO nano device architecture mitigates the need for ASIC migration at higher user volumes. This makes IGLOO nano devices cost-effective ASIC replacement solutions, especially for applications in the consumer, networking/communications, computing, and avionics markets.

With a variety of devices under \$1, IGLOO nano FPGAs enable cost-effective implementation of programmable logic and quick time to market.

Firm-Error Immunity

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of IGLOO nano flash-based FPGAs. Once it is programmed, the flash cell configuration element of IGLOO nano FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

Advanced Flash Technology

The IGLOO nano device offers many benefits, including nonvolatility and reprogrammability, through an advanced flash-based, 130-nm LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

IGLOO nano FPGAs utilize design and process techniques to minimize power consumption in all modes of operation.

Advanced Architecture

The proprietary IGLOO nano architecture provides granularity comparable to standard-cell ASICs. The IGLOO nano device consists of five distinct and programmable architectural features (Figure 1-3 on page 1-5 to Figure 1-4 on page 1-5):

- Flash*Freeze technology
- FPGA VersaTiles
- Dedicated FlashROM
- Dedicated SRAM/FIFO memory[†]
- Extensive CCCs and PLLs[†]
- Advanced I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the IGLOO nano core tile as either a three-input lookup table (LUT) equivalent or a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the ProASIC[®] family of third-generation-architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

[†] The AGLN030 and smaller devices do not support PLL or SRAM.

IGLOO nano DC and Switching Characteristics

Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in Libero SoC software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-19 on page 2-14.
- Enable rates of output buffers—guidelines are provided for typical applications in Table 2-20 on page 2-14.
- Read rate and write rate to the memory—guidelines are provided for typical applications in Table 2-20 on page 2-14. The calculation should be repeated for each clock domain defined in the design.

Methodology

Total Power Consumption—P_{TOTAL}

 $P_{TOTAL} = P_{STAT} + P_{DYN}$

P_{STAT} is the total static power consumption.

P_{DYN} is the total dynamic power consumption.

Total Static Power Consumption—P_{STAT}

P_{STAT} = (PDC1 or PDC2 or PDC3) + N_{BANKS} * PDC5

 N_{BANKS} is the number of I/O banks powered in the design.

Total Dynamic Power Consumption—P_{DYN}

P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{INPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL}

Global Clock Contribution—P_{CLOCK}

P_{CLOCK} = (PAC1 + N_{SPINE} * PAC2 + N_{ROW} * PAC3 + N_{S-CELL}* PAC4) * F_{CLK}

N_{SPINE} is the number of global spines used in the user design—guidelines are provided in the "Spine Architecture" section of the *IGLOO nano FPGA Fabric User's Guide*.

N_{ROW} is the number of VersaTile rows used in the design—guidelines are provided in the "Spine Architecture" section of the *IGLOO nano FPGA Fabric User's Guide*.

F_{CLK} is the global clock signal frequency.

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

Sequential Cells Contribution—P_{S-CELL}

 $P_{S-CELL} = N_{S-CELL} * (PAC5 + \alpha_1 / 2 * PAC6) * F_{CLK}$

 $N_{S\text{-}CELL}$ is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-19 on page 2-14.

F_{CLK} is the global clock signal frequency.

Detailed I/O DC Characteristics

| Symbol | Definition | Conditions | Min. | Max. | Units |
|--------------------|------------------------------------|----------------------|------|------|-------|
| C _{IN} | Input capacitance | VIN = 0, f = 1.0 MHz | | 8 | pF |
| C _{INCLK} | Input capacitance on the clock pin | VIN = 0, f = 1.0 MHz | | 8 | pF |

Table 2-27 • Input Capacitance

Table 2-28 • I/O Output Buffer Maximum Resistances ¹

| Standard | Drive Strength | R _{PULL-DOWN} (Ω) ² | R _{PULL-UP} (Ω) ³ |
|--------------------------------------|----------------|--|--|
| 3.3 V LVTTL / 3.3V LVCMOS | 2 mA | 100 | 300 |
| | 4 mA | 100 | 300 |
| | 6 mA | 50 | 150 |
| | 8 mA | 50 | 150 |
| 3.3 V LVCMOS Wide Range | 100 µA | Same as equivalent | software default drive |
| 2.5 V LVCMOS | 2 mA | 100 | 200 |
| | 4 mA | 100 | 200 |
| | 6 mA | 50 | 100 |
| | 8 mA | 50 | 100 |
| 1.8 V LVCMOS | 2 mA | 200 | 225 |
| | 4 mA | 100 | 112 |
| 1.5 V LVCMOS | 2 mA | 200 | 224 |
| 1.2 V LVCMOS ⁴ | 1 mA | 315 | 315 |
| 1.2 V LVCMOS Wide Range ⁴ | 100 µA | 315 | 315 |

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models posted at http://www.microsemi.com/soc/download/ibis/default.aspx.

2. R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec

3. R_(PULL-UP-MAX) = (VCCImax – VOHspec) / I_{OHspec}

4. Applicable to IGLOO nano V2 devices operating at VCCI \geq VCC.

IGLOO nano DC and Switching Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-49 • 2.5 LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 1.55 | 4.61 | 0.26 | 1.21 | 1.39 | 1.10 | 4.55 | 4.61 | 2.15 | 2.43 | ns |
| 4 mA | STD | 1.55 | 4.61 | 0.26 | 1.21 | 1.39 | 1.10 | 4.55 | 4.61 | 2.15 | 2.43 | ns |
| 6 mA | STD | 1.55 | 3.86 | 0.26 | 1.21 | 1.39 | 1.10 | 3.82 | 3.86 | 2.41 | 2.89 | ns |
| 8 mA | STD | 1.55 | 3.86 | 0.26 | 1.21 | 1.39 | 1.10 | 3.82 | 3.86 | 2.41 | 2.89 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-50 • 2.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 1.55 | 2.68 | 0.26 | 1.21 | 1.39 | 1.10 | 2.72 | 2.54 | 2.15 | 2.51 | ns |
| 4 mA | STD | 1.55 | 2.68 | 0.26 | 1.21 | 1.39 | 1.10 | 2.72 | 2.54 | 2.15 | 2.51 | ns |
| 6 mA | STD | 1.55 | 2.30 | 0.26 | 1.21 | 1.39 | 1.10 | 2.33 | 2.04 | 2.41 | 2.99 | ns |
| 8 mA | STD | 1.55 | 2.30 | 0.26 | 1.21 | 1.39 | 1.10 | 2.33 | 2.04 | 2.41 | 2.99 | ns |

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

IGLOO nano DC and Switching Characteristics

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-53 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 0.97 | 5.44 | 0.19 | 1.03 | 1.44 | 0.66 | 5.25 | 5.44 | 1.69 | 1.35 | ns |
| 4 mA | STD | 0.97 | 4.44 | 0.19 | 1.03 | 1.44 | 0.66 | 4.37 | 4.44 | 1.99 | 2.11 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-54 • 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 0.97 | 2.64 | 0.19 | 1.03 | 1.44 | 0.66 | 2.59 | 2.64 | 1.69 | 1.40 | ns |
| 4 mA | STD | 0.97 | 2.08 | 0.19 | 1.03 | 1.44 | 0.66 | 2.12 | 1.95 | 1.99 | 2.19 | ns |

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Applies to 1.2 V DC Core Voltage

Table 2-55 • 1.8 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 1.55 | 5.92 | 0.26 | 1.13 | 1.59 | 1.10 | 5.72 | 5.92 | 2.11 | 1.95 | ns |
| 4 mA | STD | 1.55 | 4.91 | 0.26 | 1.13 | 1.59 | 1.10 | 4.82 | 4.91 | 2.42 | 2.73 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-56 • 1.8 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 1.55 | 3.05 | 0.26 | 1.13 | 1.59 | 1.10 | 3.01 | 3.05 | 2.10 | 2.00 | ns |
| 4 mA | STD | 1.55 | 2.49 | 0.26 | 1.13 | 1.59 | 1.10 | 2.53 | 2.34 | 2.42 | 2.81 | ns |

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Fully Registered I/O Buffers with Asynchronous Preset

I/O Register Specifications

Figure 2-12 • Timing Model of Registered I/O Buffers with Asynchronous Preset

Input Register



Figure 2-14 • Input Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-72 • Input Data Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|----------------------|---|------|-------|
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | 0.42 | ns |
| t _{ISUD} | Data Setup Time for the Input Data Register | 0.47 | ns |
| t _{IHD} | Data Hold Time for the Input Data Register | 0.00 | ns |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | 0.79 | ns |
| t _{IPRE2Q} | Asynchronous Preset-to-Q of the Input Data Register | 0.79 | ns |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IREMPRE} | Asynchronous Preset Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECPRE} | Asynchronous Preset Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IWCLR} | Asynchronous Clear Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{IWPRE} | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{ICKMPWH} | Clock Minimum Pulse Width HIGH for the Input Data Register | 0.31 | ns |
| t _{ICKMPWL} | Clock Minimum Pulse Width LOW for the Input Data Register | 0.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

VersaTile Characteristics

VersaTile Specifications as a Combinatorial Module

The IGLOO nano library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the *IGLOO*, *ProASIC3*, *SmartFusion and Fusion Macro Library Guide for Software v10.1*.



Figure 2-21 • Sample of Combinatorial Cells





Timing Characteristics 1.5 V DC Core Voltage

Table 2-86 • Register Delays Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|---------------------|---|------|-------|
| t _{CLKQ} | Clock-to-Q of the Core Register | 0.89 | ns |
| t _{SUD} | Data Setup Time for the Core Register | 0.81 | ns |
| t _{HD} | Data Hold Time for the Core Register | 0.00 | ns |
| t _{SUE} | Enable Setup Time for the Core Register | 0.73 | ns |
| t _{HE} | Enable Hold Time for the Core Register | 0.00 | ns |
| t _{CLR2Q} | Asynchronous Clear-to-Q of the Core Register | 0.60 | ns |
| t _{PRE2Q} | Asynchronous Preset-to-Q of the Core Register | 0.62 | ns |
| t _{REMCLR} | Asynchronous Clear Removal Time for the Core Register | 0.00 | ns |
| t _{RECCLR} | Asynchronous Clear Recovery Time for the Core Register | 0.24 | ns |
| t _{REMPRE} | Asynchronous Preset Removal Time for the Core Register | 0.00 | ns |
| t _{RECPRE} | Asynchronous Preset Recovery Time for the Core Register | 0.23 | ns |
| t _{WCLR} | Asynchronous Clear Minimum Pulse Width for the Core Register | 0.30 | ns |
| t _{WPRE} | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.30 | ns |
| t _{CKMPWH} | Clock Minimum Pulse Width HIGH for the Core Register | 0.56 | ns |
| t _{CKMPWL} | Clock Minimum Pulse Width LOW for the Core Register | 0.56 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-90 •AGLN020 Global Resource
Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

| | | S | td. | |
|----------------------|---|-------------------|-------------------|-------|
| Parameter | Description | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | 1.21 | 1.55 | ns |
| t _{RCKH} | Input High Delay for Global Clock | 1.23 | 1.65 | ns |
| t _{RCKMPWH} | Minimum Pulse Width High for Global Clock | 1.40 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width Low for Global Clock | 1.65 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | 0.42 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-91 • AGLN060 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

| | | Std. | | |
|----------------------|---|-------------------|-------------------|-------|
| Parameter | Description | Min. ¹ | Max. ² | Units |
| t _{RCKL} | Input Low Delay for Global Clock | 1.32 | 1.62 | ns |
| t _{RCKH} | Input High Delay for Global Clock | 1.34 | 1.71 | ns |
| t _{RCKMPWH} | Minimum Pulse Width HIGH for Global Clock | 1.40 | | ns |
| t _{RCKMPWL} | Minimum Pulse Width LOW for Global Clock | 1.65 | | ns |
| t _{RCKSW} | Maximum Skew for Global Clock | | 0.38 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



IGLOO nano DC and Switching Characteristics

Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-100 • IGLOO nano CCC/PLL Specification

For IGLOO nano V2 OR V5 Devices, 1.5 V DC Core Supply Voltage

| Parameter | | | Тур. | Max. | Units |
|---|-----------------|---------------------------------|------------------|---------------|-------|
| Clock Conditioning Circuitry Input Frequency fIN_CCC | 1.5 | | 250 | MHz | |
| Clock Conditioning Circuitry Output Frequency fOUT_CO | CC | 0.75 | | 250 | MHz |
| Delay Increments in Programmable Delay Blocks ^{1, 2} | | | 360 ³ | | ps |
| Number of Programmable Values in Each Programmal | ole Delay Block | | | 32 | |
| Serial Clock (SCLK) for Dynamic PLL ^{4,9} | | | | 100 | MHz |
| Input Cycle-to-Cycle Jitter (peak magnitude) | | | | 1 | ns |
| Acquisition Time | | | | | |
| | LockControl = 0 | | | 300 | μs |
| | LockControl = 1 | | | 6.0 | ms |
| Tracking Jitter ⁵ | | | | | |
| | LockControl = 0 | | | 2.5 | ns |
| | LockControl = 1 | | | 1.5 | ns |
| Output Duty Cycle | • | 48.5 | | 51.5 | % |
| Delay Range in Block: Programmable Delay 1 ^{1, 2} | | 1.25 | | 15.65 | ns |
| Delay Range in Block: Programmable Delay 2 ^{1, 2,} | | 0.025 | | 15.65 | ns |
| Delay Range in Block: Fixed Delay ^{1, 2} | | | 3.5 | | ns |
| VCO Output Peak-to-Peak Period Jitter F _{CCC_OUT} ⁶ Max Peak-to-Pea | | ak Jitter Data ^{6,7,8} | | | |
| | $SSO \le 2$ | $SSO \leq 4$ | $SSO \leq 8$ | $SSO \leq 16$ | |
| 0.75 MHz to 50 MHz | 0.50 | 0.60 | 0.80 | 1.20 | % |
| 50 MHz to 250 MHz | 2.50 | 4.00 | 6.00 | 12.00 | % |

Notes:

1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for deratings.

2. $T_{.1} = 25^{\circ}C, VCC = 1.5 V$

3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.

- 4. Maximum value obtained for a STD speed grade device in Worst-Case Commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for derating values.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 6. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the % jitter. The VCO jitter (in ps) applies to CCC_OUT, regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, no matter what the settings are for the output divider.
- 7. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate. VCC/VCCPLL = 1.425 V, VCCI = 3.3 V, VQ/PQ/TQ type of packages, 20 pF load.
- 8. SSOs are outputs that are synchronous to a single clock domain and have their clock-to-out times within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO nano FPGA Fabric User's Guide.
- 9. The AGLN010, AGLN015, and AGLN020 devices do not support PLLs.

IGLOO nano DC and Switching Characteristics

Table 2-105 • RAM512X18

| Commercial-Case Conditions: T | J = 70°C, Worst-Case | VCC = 1.14 V |
|-------------------------------|----------------------|--------------|
|-------------------------------|----------------------|--------------|

| Parameter | Description | Std. | Units |
|-----------------------|---|-------|-------|
| t _{AS} | Address setup time | 1.28 | ns |
| t _{AH} | Address hold time | 0.25 | ns |
| t _{ENS} | REN, WEN setup time | 1.13 | ns |
| t _{ENH} | REN, WEN hold time | 0.13 | ns |
| t _{DS} | Input data (WD) setup time | 1.10 | ns |
| t _{DH} | Input data (WD) hold time | 0.55 | ns |
| t _{CKQ1} | Clock High to new data valid on RD (output retained) | 6.56 | ns |
| t _{CKQ2} | Clock High to new data valid on RD (pipelined) | 2.67 | ns |
| t _{C2CRWH} 1 | Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge | 0.87 | ns |
| t _{C2CWRH} 1 | Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge | 1.04 | ns |
| t _{RSTBQ} | RESET LOW to data out LOW on RD (flow through) | 3.21 | ns |
| | RESET LOW to data out LOW on RD (pipelined) | 3.21 | ns |
| t _{REMRSTB} | RESET removal | 0.93 | ns |
| t _{RECRSTB} | RESET recovery | 4.94 | ns |
| t _{MPWRSTB} | RESET minimum pulse width | 1.18 | ns |
| t _{CYC} | Clock cycle time | 10.90 | ns |
| F _{MAX} | Maximum frequency | 92 | MHz |

Notes:

1. For more information, refer to the application note AC374: Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based FPGAs and SoC FPGAs App Note.

2. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

3 – Pin Descriptions

Supply Pins

GND

Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

VCC

Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V for IGLOO nano V5 devices, and 1.2 V or 1.5 V for IGLOO nano V2 devices. VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

VCCIBx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VCCI pins tied to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. *x* is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V, nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V or 1.2 V.

When the PLLs are not used, the Microsemi Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter in the *IGLOO nano FPGA Fabric User's Guide* for a complete board solution for the PLL analog power supply and ground.

There is one VCCPLF pin on IGLOO nano devices.

VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Microsemi Designer place-androute tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.

There is one VCOMPLF pin on IGLOO nano devices.

VJTAG JTAG Supply Voltage

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG





Note: This is the bottom view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

AGLN020 Function IO38RSB1

IO37RSB1

IO33RSB1

IO30RSB1

IO27RSB1 IO23RSB1

TCK

TMS VPUMP

IGLOO nano Low Power Flash FPGAs

CS81

| | CS81 | | CS81 | |
|------------|------------------|------------|------------------|------------|
| Pin Number | AGLN020 Function | Pin Number | AGLN020 Function | Pin Number |
| A1 | IO64RSB2 | E1 | GEC0/IO48RSB2 | J1 |
| A2 | IO54RSB2 | E2 | GEA0/IO47RSB2 | J2 |
| A3 | IO57RSB2 | E3 | NC | J3 |
| A4 | IO36RSB1 | E4 | VCCIB1 | J4 |
| A5 | IO32RSB1 | E5 | VCC | J5 |
| A6 | IO24RSB1 | E6 | VCCIB0 | J6 |
| A7 | IO20RSB1 | E7 | NC | J7 |
| A8 | IO04RSB0 | E8 | GDA0/IO15RSB0 | J8 |
| A9 | IO08RSB0 | E9 | GDC0/IO14RSB0 | J9 |
| B1 | IO59RSB2 | F1 | IO46RSB2 | |
| B2 | IO55RSB2 | F2 | IO45RSB2 | |
| B3 | IO62RSB2 | F3 | NC | |
| B4 | IO34RSB1 | F4 | GND | |
| B5 | IO28RSB1 | F5 | VCCIB1 | |
| B6 | IO22RSB1 | F6 | NC | |
| B7 | IO18RSB1 | F7 | NC | |
| B8 | IO00RSB0 | F8 | IO16RSB0 | |
| B9 | IO03RSB0 | F9 | IO17RSB0 | |
| C1 | IO51RSB2 | G1 | IO43RSB2 | |
| C2 | IO50RSB2 | G2 | IO42RSB2 | |
| C3 | NC | G3 | IO41RSB2 | |
| C4 | NC | G4 | IO31RSB1 | |
| C5 | NC | G5 | NC | |
| C6 | NC | G6 | IO21RSB1 | |
| C7 | NC | G7 | NC | |
| C8 | IO10RSB0 | G8 | VJTAG | |
| C9 | IO07RSB0 | G9 | TRST | |
| D1 | IO49RSB2 | H1 | IO40RSB2 | |
| D2 | IO44RSB2 | H2 | FF/IO39RSB1 | |
| D3 | NC | H3 | IO35RSB1 | |
| D4 | VCC | H4 | IO29RSB1 | |
| D5 | VCCIB2 | H5 | IO26RSB1 | |
| D6 | GND | H6 | IO25RSB1 | |
| D7 | NC | H7 | IO19RSB1 | |
| D8 | IO13RSB0 | H8 | TDI | |
| D9 | IO12RSB0 | H9 | TDO | |

| 01/02 | | | | |
|------------|---------------------|---|------------|---------------------|
| QN68 | | | | QN68 |
| Pin Number | AGLN015 Function | | Pin Number | AGLN015 Function |
| 1 | IO60RSB2 | | 36 | TDO |
| 2 | IO54RSB2 | | 37 | TRST |
| 3 | IO52RSB2 | | 38 | VJTAG |
| 4 | IO50RSB2 | | 39 | IO17RSB0 |
| 5 | IO49RSB2 | | 40 | IO16RSB0 |
| 6 | GEC0/IO48RSB2 | | 41 | GDA0/IO15RSB0 |
| 7 | GEA0/IO47RSB2 | | 42 | GDC0/IO14RSB0 |
| 8 | VCC | | 43 | IO13RSB0 |
| 9 | GND | | 44 | VCCIB0 |
| 10 | VCCIB2 | | 45 | GND |
| 11 | IO46RSB2 | | 46 | VCC |
| 12 | IO45RSB2 | | 47 | IO12RSB0 |
| 13 | IO44RSB2 | | 48 | IO11RSB0 |
| 14 | IO43RSB2 | | 49 | IO09RSB0 |
| 15 | IO42RSB2 | | 50 | IO05RSB0 |
| 16 | IO41RSB2 | | 51 | IO00RSB0 |
| 17 | IO40RSB2 | | 52 | IO07RSB0 |
| 18 | FF/IO39RSB1 | | 53 | IO03RSB0 |
| 19 | IO37RSB1 | | 54 | IO18RSB1 |
| 20 | IO35RSB1 | | 55 | IO20RSB1 |
| 21 | IO33RSB1 | | 56 | IO22RSB1 |
| 22 | IO31RSB1 | | 57 | IO24RSB1 |
| 23 | IO30RSB1 | | 58 | IO28RSB1 |
| 24 | VCC | | 59 | NC |
| 25 | GND | | 60 | GND |
| 26 | VCCIB1 | | 61 | NC |
| 27 | IO27RSB1 | | 62 | IO32RSB1 |
| 28 | IO25RSB1 | | 63 | IO34RSB1 |
| 29 | IO23RSB1 | | 64 | IO36RSB1 |
| 30 | IO21RSB1 | | 65 | IO61RSB2 |
| 31 | IO19RSB1 | | 66 | IO58RSB2 |
| 32 | ТСК | | 67 | IO56RSB2 |
| 33 | TDI | | 68 | IO63RSB2 |
| 34 | TMS | | | |
| 35 | VPUMP | 1 | | |

Package Pin Assignments

| VQ100 | | | VQ100 | | VQ100 |
|------------|------------------|------------|------------------|------------|------------------|
| Pin Number | AGLN060 Function | Pin Number | AGLN060 Function | Pin Number | AGLN060 Function |
| 1 | GND | 36 | IO61RSB1 | 71 | GBB2/IO27RSB0 |
| 2 | GAA2/IO51RSB1 | 37 | VCC | 72 | IO26RSB0 |
| 3 | IO52RSB1 | 38 | GND | 73 | GBA2/IO25RSB0 |
| 4 | GAB2/IO53RSB1 | 39 | VCCIB1 | 74 | VMV0 |
| 5 | IO95RSB1 | 40 | IO60RSB1 | 75 | GNDQ |
| 6 | GAC2/IO94RSB1 | 41 | IO59RSB1 | 76 | GBA1/IO24RSB0 |
| 7 | IO93RSB1 | 42 | IO58RSB1 | 77 | GBA0/IO23RSB0 |
| 8 | IO92RSB1 | 43 | IO57RSB1 | 78 | GBB1/IO22RSB0 |
| 9 | GND | 44 | GDC2/IO56RSB1 | 79 | GBB0/IO21RSB0 |
| 10 | GFB1/IO87RSB1 | 45* | GDB2/IO55RSB1 | 80 | GBC1/IO20RSB0 |
| 11 | GFB0/IO86RSB1 | 46 | GDA2/IO54RSB1 | 81 | GBC0/IO19RSB0 |
| 12 | VCOMPLF | 47 | ТСК | 82 | IO18RSB0 |
| 13 | GFA0/IO85RSB1 | 48 | TDI | 83 | IO17RSB0 |
| 14 | VCCPLF | 49 | TMS | 84 | IO15RSB0 |
| 15 | GFA1/IO84RSB1 | 50 | VMV1 | 85 | IO13RSB0 |
| 16 | GFA2/IO83RSB1 | 51 | GND | 86 | IO11RSB0 |
| 17 | VCC | 52 | VPUMP | 87 | VCCIB0 |
| 18 | VCCIB1 | 53 | NC | 88 | GND |
| 19 | GEC1/IO77RSB1 | 54 | TDO | 89 | VCC |
| 20 | GEB1/IO75RSB1 | 55 | TRST | 90 | IO10RSB0 |
| 21 | GEB0/IO74RSB1 | 56 | VJTAG | 91 | IO09RSB0 |
| 22 | GEA1/IO73RSB1 | 57 | GDA1/IO49RSB0 | 92 | IO08RSB0 |
| 23 | GEA0/IO72RSB1 | 58 | GDC0/IO46RSB0 | 93 | GAC1/IO07RSB0 |
| 24 | VMV1 | 59 | GDC1/IO45RSB0 | 94 | GAC0/IO06RSB0 |
| 25 | GNDQ | 60 | GCC2/IO43RSB0 | 95 | GAB1/IO05RSB0 |
| 26 | GEA2/IO71RSB1 | 61 | GCB2/IO42RSB0 | 96 | GAB0/IO04RSB0 |
| 27 | FF/GEB2/IO70RSB1 | 62 | GCA0/IO40RSB0 | 97 | GAA1/IO03RSB0 |
| 28 | GEC2/IO69RSB1 | 63 | GCA1/IO39RSB0 | 98 | GAA0/IO02RSB0 |
| 29 | IO68RSB1 | 64 | GCC0/IO36RSB0 | 99 | IO01RSB0 |
| 30 | IO67RSB1 | 65 | GCC1/IO35RSB0 | 100 | IO00RSB0 |
| 31 | IO66RSB1 | 66 | VCCIB0 | | |
| 32 | IO65RSB1 | 67 | GND | | |
| 33 | IO64RSB1 | 68 | VCC | | |
| 34 | IO63RSB1 | 69 | IO31RSB0 | | |
| 35 | IO62RSB1 | 70 | GBC2/IO29RSB0 | | |

Note: *The bus hold attribute (hold previous I/O state in Flash*Freeze mode) is not supported for pin 45 in AGLN060-VQ100.

Package Pin Assignments

| | VQ100 | VQ100 | | | VQ100 |
|------------|-------------------|------------|------------------|------------|------------------|
| Pin Number | AGLN125 Function | Pin Number | AGLN125 Function | Pin Number | AGLN125 Function |
| 1 | GND | 37 | VCC | 73 | GBA2/IO41RSB0 |
| 2 | GAA2/IO67RSB1 | 38 | GND | 74 | VMV0 |
| 3 | IO68RSB1 | 39 | VCCIB1 | 75 | GNDQ |
| 4 | GAB2/IO69RSB1 | 40 | IO87RSB1 | 76 | GBA1/IO40RSB0 |
| 5 | IO132RSB1 | 41 | IO84RSB1 | 77 | GBA0/IO39RSB0 |
| 6 | GAC2/IO131RSB1 | 42 | IO81RSB1 | 78 | GBB1/IO38RSB0 |
| 7 | IO130RSB1 | 43 | IO75RSB1 | 79 | GBB0/IO37RSB0 |
| 8 | IO129RSB1 | 44 | GDC2/IO72RSB1 | 80 | GBC1/IO36RSB0 |
| 9 | GND | 45 | GDB2/IO71RSB1 | 81 | GBC0/IO35RSB0 |
| 10 | GFB1/IO124RSB1 | 46 | GDA2/IO70RSB1 | 82 | IO32RSB0 |
| 11 | GFB0/IO123RSB1 | 47 | тск | 83 | IO28RSB0 |
| 12 | VCOMPLF | 48 | TDI | 84 | IO25RSB0 |
| 13 | GFA0/IO122RSB1 | 49 | TMS | 85 | IO22RSB0 |
| 14 | VCCPLF | 50 | VMV1 | 86 | IO19RSB0 |
| 15 | GFA1/IO121RSB1 | 51 | GND | 87 | VCCIB0 |
| 16 | GFA2/IO120RSB1 | 52 | VPUMP | 88 | GND |
| 17 | VCC | 53 | NC | 89 | VCC |
| 18 | VCCIB1 | 54 | TDO | 90 | IO15RSB0 |
| 19 | GEC0/IO111RSB1 | 55 | TRST | 91 | IO13RSB0 |
| 20 | GEB1/IO110RSB1 | 56 | VJTAG | 92 | IO11RSB0 |
| 21 | GEB0/IO109RSB1 | 57 | GDA1/IO65RSB0 | 93 | IO09RSB0 |
| 22 | GEA1/IO108RSB1 | 58 | GDC0/IO62RSB0 | 94 | IO07RSB0 |
| 23 | GEA0/IO107RSB1 | 59 | GDC1/IO61RSB0 | 95 | GAC1/IO05RSB0 |
| 24 | VMV1 | 60 | GCC2/IO59RSB0 | 96 | GAC0/IO04RSB0 |
| 25 | GNDQ | 61 | GCB2/IO58RSB0 | 97 | GAB1/IO03RSB0 |
| 26 | GEA2/IO106RSB1 | 62 | GCA0/IO56RSB0 | 98 | GAB0/IO02RSB0 |
| 27 | FF/GEB2/IO105RSB1 | 63 | GCA1/IO55RSB0 | 99 | GAA1/IO01RSB0 |
| 28 | GEC2/IO104RSB1 | 64 | GCC0/IO52RSB0 | 100 | GAA0/IO00RSB0 |
| 29 | IO102RSB1 | 65 | GCC1/IO51RSB0 | | |
| 30 | IO100RSB1 | 66 | VCCIB0 | | |
| 31 | IO99RSB1 | 67 | GND | | |
| 32 | IO97RSB1 | 68 | VCC | | |
| 33 | IO96RSB1 | 69 | IO47RSB0 | | |
| 34 | IO95RSB1 | 70 | GBC2/IO45RSB0 | | |
| 35 | IO94RSB1 | 71 | GBB2/IO43RSB0 | | |
| 36 | IO93RSB1 | 72 | IO42RSB0 | | |

IGLOO nano Low Power Flash FPGAs

| | VQ100 | | VQ100 |
|------------|-------------------|------------|-------------------|
| Pin Number | AGLN250Z Function | Pin Number | AGLN250Z Function |
| 1 | GND | 37 | VCC |
| 2 | GAA2/IO67RSB3 | 38 | GND |
| 3 | IO66RSB3 | 39 | VCCIB2 |
| 4 | GAB2/IO65RSB3 | 40 | IO39RSB2 |
| 5 | IO64RSB3 | 41 | IO38RSB2 |
| 6 | GAC2/IO63RSB3 | 42 | IO37RSB2 |
| 7 | IO62RSB3 | 43 | GDC2/IO36RSB2 |
| 8 | IO61RSB3 | 44 | GDB2/IO35RSB2 |
| 9 | GND | 45 | GDA2/IO34RSB2 |
| 10 | GFB1/IO60RSB3 | 46 | GNDQ |
| 11 | GFB0/IO59RSB3 | 47 | тск |
| 12 | VCOMPLF | 48 | TDI |
| 13 | GFA0/IO57RSB3 | 49 | TMS |
| 14 | VCCPLF | 50 | VMV2 |
| 15 | GFA1/IO58RSB3 | 51 | GND |
| 16 | GFA2/IO56RSB3 | 52 | VPUMP |
| 17 | VCC | 53 | NC |
| 18 | VCCIB3 | 54 | TDO |
| 19 | GFC2/IO55RSB3 | 55 | TRST |
| 20 | GEC1/IO54RSB3 | 56 | VJTAG |
| 21 | GEC0/IO53RSB3 | 57 | GDA1/IO33RSB1 |
| 22 | GEA1/IO52RSB3 | 58 | GDC0/IO32RSB1 |
| 23 | GEA0/IO51RSB3 | 59 | GDC1/IO31RSB1 |
| 24 | VMV3 | 60 | IO30RSB1 |
| 25 | GNDQ | 61 | GCB2/IO29RSB1 |
| 26 | GEA2/IO50RSB2 | 62 | GCA1/IO27RSB1 |
| 27 | FF/GEB2/IO49RSB2 | 63 | GCA0/IO28RSB1 |
| 28 | GEC2/IO48RSB2 | 64 | GCC0/IO26RSB1 |
| 29 | IO47RSB2 | 65 | GCC1/IO25RSB1 |
| 30 | IO46RSB2 | 66 | VCCIB1 |
| 31 | IO45RSB2 | 67 | GND |
| 32 | IO44RSB2 | 68 | VCC |
| 33 | IO43RSB2 | 69 | IO24RSB1 |
| 34 | IO42RSB2 | 70 | GBC2/IO23RSB1 |
| 35 | IO41RSB2 | 71 | GBB2/IO22RSB1 |
| 36 | IO40RSB2 | 72 | IO21RSB1 |

| VQ100 | | | |
|------------|-------------------|--|--|
| Pin Number | AGLN250Z Function | | |
| 73 | GBA2/IO20RSB1 | | |
| 74 | VMV1 | | |
| 75 | GNDQ | | |
| 76 | GBA1/IO19RSB0 | | |
| 77 | GBA0/IO18RSB0 | | |
| 78 | GBB1/IO17RSB0 | | |
| 79 | GBB0/IO16RSB0 | | |
| 80 | GBC1/IO15RSB0 | | |
| 81 | GBC0/IO14RSB0 | | |
| 82 | IO13RSB0 | | |
| 83 | IO12RSB0 | | |
| 84 | IO11RSB0 | | |
| 85 | IO10RSB0 | | |
| 86 | IO09RSB0 | | |
| 87 | VCCIB0 | | |
| 88 | GND | | |
| 89 | VCC | | |
| 90 | IO08RSB0 | | |
| 91 | IO07RSB0 | | |
| 92 | IO06RSB0 | | |
| 93 | GAC1/IO05RSB0 | | |
| 94 | GAC0/IO04RSB0 | | |
| 95 | GAB1/IO03RSB0 | | |
| 96 | GAB0/IO02RSB0 | | |
| 97 | GAA1/IO01RSB0 | | |
| 98 | GAA0/IO00RSB0 | | |
| 99 | GNDQ | | |
| 100 | VMV0 | | |



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.