

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3072
Total RAM Bits	36864
Number of I/O	71
Number of Gates	125000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-20°C ~ 85°C (TJ)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agln125v5-vq100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device Marking

Microsemi normally topside marks the full ordering part number on each device. There are some exceptions to this, such as some of the Z feature grade nano devices, the V2 designator for IGLOO devices, and packages where space is physically limited. Packages that have limited characters available are UC36, UC81, CS81, QN48, QN68, and QFN132. On these specific packages, a subset of the device marking will be used that includes the required legal information and as much of the part number as allowed by character limitation of the device. In this case, devices will have a truncated device marking and may exclude the applications markings, such as the I designator for Industrial Devices or the ES designator for Engineering Samples.

Figure 1 shows an example of device marking based on the AGLN250V2-CSG81. The actual mark will vary by the device/package combination ordered.



Figure 1 • Example of Device Marking for Small Form Factor Packages

IGLOO nano Products Available in the Z Feature Grade

IGLOO nano-Z Devices	AGLN030Z*	AGLN060Z*	AGLN125Z*	AGLN250Z*
	QN48	-	-	-
	QN68	-	-	-
	UC81	-	-	-
	CS81	CS81	CS81	CS81
Packages	VQ100	VQ100	VQ100	VQ100

Note: *Not recommended for new designs.

Temperature Grade Offerings

	AGLN010	AGLN015 [*]	AGLN020		AGLN060	AGLN125	AGLN250
Package				AGLN030Z [*]	AGLN060Z [*]	AGLN125Z [*]	AGLN250Z [*]
UC36	C, I	-	-	-	-	-	_
QN48	C, I	-	-	C, I	-	-	_
QN68	-	C, I	C, I	C, I	-	-	_
UC81	-	-	C, I	C, I	-	_	_
CS81	-	-	C, I	C, I	C, I	C, I	C, I
VQ100	_	_	_	C, I	C, I	C, I	C, I

Note: * Not recommended for new designs.

C = Enhanced Commercial temperature range: -20°C to +85°C junction temperature

I = Industrial temperature range: –40°C to +100°C junction temperature

Contact your local Microsemi representative for device availability: http://www.microsemi.com/soc/contact/default.aspx.

IGLOO nano DC and Switching Characteristics

Power Consumption of Various Internal Resources

 Table 2-15 •
 Different Components Contributing to Dynamic Power Consumption in IGLOO nano Devices

 For IGLOO nano V2 or V5 Devices, 1.5 V Core Supply Voltage

		Device Specific Dynamic Power (µW/MHz)								
Parameter	Definition	AGLN250	AGLN125	AGLN060	AGLN020	AGLN015	AGLN010			
PAC1	Clock contribution of a Global Rib	4.421	4.493	2.700	0	0	0			
PAC2	Clock contribution of a Global Spine	2.704	1.976	1.982	4.002	4.002	2.633			
PAC3	Clock contribution of a VersaTile row	1.496	1.504	1.511	1.346	1.346	1.340			
PAC4	Clock contribution of a VersaTile used as a sequential module	0.152	0.153	0.153	0.148	0.148	0.143			
PAC5	First contribution of a VersaTile used as a sequential module			0.0	57					
PAC6	Second contribution of a VersaTile used as a sequential module	e 0.207								
PAC7	Contribution of a VersaTile used as a combinatorial module			0.	17					
PAC8	Average contribution of a routing net			0.	.7					
PAC9	Contribution of an I/O input pin (standard-dependent)		Se	e Table 2-13	3 on page 2	2-9.				
PAC10	Contribution of an I/O output pin (standard-dependent)			See Tab	le 2-14.					
PAC11	Average contribution of a RAM block during a read operation		25.00			N/A				
PAC12	Average contribution of a RAM block during a write operation	30.00 N/A								
PAC13	Dynamic contribution for PLL		2.70			N/A				

Table 2-16 • Different Components Contributing to the Static Power Consumption in IGLOO nano Devices For IGLOO nano V2 or V5 Devices, 1.5 V Core Supply Voltage

			Device	-Specific	Static Powe	er (mW)				
Parameter	Definition	AGLN250	AGLN125	AGLN060	AGLN020	AGLN015	AGLN010			
PDC1	Array static power in Active mode		See Table 2-12 on page 2-8							
PDC2	Array static power in Static (Idle) mode) See Table 2-12 on page 2-8								
PDC3	Array static power in Flash*Freeze mode	See Table 2-9 on page 2-7								
PDC4 ¹	Static PLL contribution	1.84				N/A				
PDC5	Bank quiescent power (VCCI-dependent) ²	See Table 2-12 on page 2-8								

Notes:

1. Minimum contribution of the PLL when running at lowest frequency.

2. For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or the SmartPower tool in Libero SoC.

IGLOO nano DC and Switching Characteristics

Guidelines

Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100% because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
 - Bit 0 (LSB) = 100%
 - Bit 1 = 50%
 - Bit 2 = 25%
 - ...
 - Bit 7 (MSB) = 0.78125%
 - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . + 0.78125%) / 8

Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

Table 2-19 • Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
α ₁	Toggle rate of VersaTile outputs	10%
α ₂	I/O buffer toggle rate	10%

Table 2-20 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
β ₁	I/O output buffer enable rate	100%
β ₂	RAM enable rate for read operations	12.5%
β_3	RAM enable rate for write operations	12.5%

Detailed I/O DC Characteristics

Symbol	Definition	Conditions	Min.	Max.	Units
C _{IN}	Input capacitance	VIN = 0, f = 1.0 MHz		8	pF
C _{INCLK}	Input capacitance on the clock pin	VIN = 0, f = 1.0 MHz		8	pF

Table 2-27 • Input Capacitance

Table 2-28 • I/O Output Buffer Maximum Resistances ¹

Standard	Drive Strength	R _{PULL-DOWN} (Ω) ²	R _{PULL-UP} (Ω) ³
3.3 V LVTTL / 3.3V LVCMOS	2 mA	100	300
	4 mA	100	300
	6 mA	50	150
	8 mA	50	150
3.3 V LVCMOS Wide Range	100 µA	Same as equivalent	software default drive
2.5 V LVCMOS	2 mA	100	200
	4 mA	100	200
	6 mA	50	100
	8 mA	50	100
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
1.5 V LVCMOS	2 mA	200	224
1.2 V LVCMOS ⁴	1 mA	315	315
1.2 V LVCMOS Wide Range ⁴	100 µA	315	315

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models posted at http://www.microsemi.com/soc/download/ibis/default.aspx.

2. R_(PULL-DOWN-MAX) = (VOLspec) / IOLspec

3. R_(PULL-UP-MAX) = (VCCImax – VOHspec) / I_{OHspec}

4. Applicable to IGLOO nano V2 devices operating at VCCI \geq VCC.

Applies to 1.2 V DC Core Voltage

Table 2-43 • 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core VoltageCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{РY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	Units
100 µA	2 mA	STD	1.55	6.01	0.26	1.31	1.91	1.10	6.01	5.66	3.02	3.49	ns
100 µA	4 mA	STD	1.55	6.01	0.26	1.31	1.91	1.10	6.01	5.66	3.02	3.49	ns
100 µA	6 mA	STD	1.55	5.02	0.26	1.31	1.91	1.10	5.02	4.76	3.38	4.10	ns
100 µA	8 mA	STD	1.55	5.02	0.26	1.31	1.91	1.10	5.02	4.76	3.38	4.10	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-44 • 3.3 V LVCMOS Wide Range High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 2.7 V

Drive Strength	Equivalent Software Default Drive Strength Option ¹	Speed Grade	t _{dout}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	Units
100 µA	2 mA	STD	1.55	3.82	0.26	1.31	1.91	1.10	3.82	3.15	3.01	3.65	ns
100 µA	4 mA	STD	1.55	3.82	0.26	1.31	1.91	1.10	3.82	3.15	3.01	3.65	ns
100 µA	6 mA	STD	1.55	3.25	0.26	1.31	1.91	1.10	3.25	2.61	3.38	4.27	ns
100 µA	8 mA	STD	1.55	3.25	0.26	1.31	1.91	1.10	3.25	2.61	3.38	4.27	ns

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

3. Software default selection highlighted in gray.

1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

1.8 V LVCMOS		VIL	VIH		VOL	VOH	VOH IOL		IOSL	IOSH	IIL ¹	I _I H ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	ax. Min. V V n		mA	Max. mA ³	Max. mA ³	μA ⁴	μA⁴
2 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	2	2	9	11	10	10
4 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.45	VCCI-0.45	4	4	17	22	10	10

Table 2-51 • Minimum and Maximum DC Input and Output Levels

Notes:

1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.

2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.

5. Software default selection highlighted in gray.

Test Point
$$rac{1}{1}$$
 $rac{1}{1}$ $rac{1$

Figure 2-9 • AC Loading

Table 2-52 • 1.8 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input LOW (V)	Input HIGH (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.8	0.9	5

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

IGLOO nano DC and Switching Characteristics

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-53 • 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	5.44	0.19	1.03	1.44	0.66	5.25	5.44	1.69	1.35	ns
4 mA	STD	0.97	4.44	0.19	1.03	1.44	0.66	4.37	4.44	1.99	2.11	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-54 • 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	0.97	2.64	0.19	1.03	1.44	0.66	2.59	2.64	1.69	1.40	ns
4 mA	STD	0.97	2.08	0.19	1.03	1.44	0.66	2.12	1.95	1.99	2.19	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Applies to 1.2 V DC Core Voltage

Table 2-55 • 1.8 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	1.55	5.92	0.26	1.13	1.59	1.10	5.72	5.92	2.11	1.95	ns
4 mA	STD	1.55	4.91	0.26	1.13	1.59	1.10	4.82	4.91	2.42	2.73	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-56 • 1.8 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	STD	1.55	3.05	0.26	1.13	1.59	1.10	3.01	3.05	2.10	2.00	ns
4 mA	STD	1.55	2.49	0.26	1.13	1.59	1.10	2.53	2.34	2.42	2.81	ns

Notes:

1. Software default selection highlighted in gray.

2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Output Register

Figure 2-15 • Output Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-74 • Output Data Register Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	Std.	Units
t _{OCLKQ}	Clock-to-Q of the Output Data Register	1.00	ns
t _{OSUD}	Data Setup Time for the Output Data Register	0.51	ns
t _{OHD}	Data Hold Time for the Output Data Register	0.00	ns
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	1.34	ns
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	1.34	ns
t _{OREMCLR}	Asynchronous Clear Removal Time for the Output Data Register	0.00	ns
t _{ORECCLR}	Asynchronous Clear Recovery Time for the Output Data Register	0.24	ns
t _{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	0.00	ns
t _{ORECPRE}	Asynchronous Preset Recovery Time for the Output Data Register	0.24	ns
t _{OWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.19	ns
t _{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.19	ns
t _{OCKMPWH}	Clock Minimum Pulse Width HIGH for the Output Data Register	0.31	ns
t _{OCKMPWL}	Clock Minimum Pulse Width LOW for the Output Data Register	0.28	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

IGLOO nano DC and Switching Characteristics



Figure 2-18 • Input DDR Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-79 •	Input DDR Propagation Delays	
	Commercial-Case Conditions: $T_1 = 70^{\circ}$ C, Worst-Case VCC = 1.25 V	

Parameter	Description	Std.	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.48	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.65	ns
t _{DDRISUD1}	Data Setup for Input DDR (negedge)	0.50	ns
t _{DDRISUD2}	Data Setup for Input DDR (posedge)	0.40	ns
t _{DDRIHD1}	Data Hold for Input DDR (negedge)	0.00	ns
t _{DDRIHD2}	Data Hold for Input DDR (posedge)	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear-to-Out Out_QR for Input DDR	0.82	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.98	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal Time for Input DDR	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery Time for Input DDR	0.23	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR	0.19	ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width HIGH for Input DDR	0.31	ns
t _{DDRICKMPWL}	Clock Minimum Pulse Width LOW for Input DDR	0.28	ns
F _{DDRIMAX}	Maximum Frequency for Input DDR	250.00	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

IGLOO nano DC and Switching Characteristics

Output DDR Module



Figure 2-19 • Output DDR Timing Model

Table 2-81 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (from, to)		
t _{DDROCLKQ}	Clock-to-Out	B, E		
t _{DDROCLR2Q}	Asynchronous Clear-to-Out	C, E		
t _{DDROREMCLR}	Clear Removal	С, В		
t _{DDRORECCLR} Clear Recovery		С, В		
t _{DDROSUD1} Data Setup Data_F		A, B		
t _{DDROSUD2} Data Setup Data_R		D, B		
t _{DDROHD1} Data Hold Data_F		А, В		
t _{DDROHD2} Data Hold Data_R		D, B		



IGLOO nano DC and Switching Characteristics

Clock Conditioning Circuits

CCC Electrical Specifications

Timing Characteristics

Table 2-100 • IGLOO nano CCC/PLL Specification

For IGLOO nano V2 OR V5 Devices, 1.5 V DC Core Supply Voltage

Parameter		Min.	Тур.	Max.	Units
Clock Conditioning Circuitry Input Frequency fIN_CCC		1.5		250	MHz
Clock Conditioning Circuitry Output Frequency fOUT_CO	CC	0.75		250	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2}			360 ³		ps
Number of Programmable Values in Each Programmal	ole Delay Block			32	
Serial Clock (SCLK) for Dynamic PLL ^{4,9}				100	MHz
Input Cycle-to-Cycle Jitter (peak magnitude)				1	ns
Acquisition Time					
	LockControl = 0			300	μs
	LockControl = 1			6.0	ms
Tracking Jitter ⁵					
	LockControl = 0			2.5	ns
	LockControl = 1			1.5	ns
Output Duty Cycle	•	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{1, 2}		1.25		15.65	ns
Delay Range in Block: Programmable Delay 2 ^{1, 2,}		0.025		15.65	ns
Delay Range in Block: Fixed Delay ^{1, 2}			3.5		ns
VCO Output Peak-to-Peak Period Jitter F _{CCC_OUT} ⁶	Max Peak-to-Pea	ak Jitter Da	ta ^{6,7,8}		
	$SSO \le 2$	$SSO \leq 4$	$SSO \leq 8$	$SSO \leq 16$	
0.75 MHz to 50 MHz	0.50	0.60	0.80	1.20	%
50 MHz to 250 MHz	2.50	4.00	6.00	12.00	%

Notes:

1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for deratings.

2. $T_{.1} = 25^{\circ}C, VCC = 1.5 V$

3. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help associated with the core for more information.

- 4. Maximum value obtained for a STD speed grade device in Worst-Case Commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for derating values.
- 5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
- 6. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying the VCO period by the % jitter. The VCO jitter (in ps) applies to CCC_OUT, regardless of the output divider settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, no matter what the settings are for the output divider.
- 7. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate. VCC/VCCPLL = 1.425 V, VCCI = 3.3 V, VQ/PQ/TQ type of packages, 20 pF load.
- 8. SSOs are outputs that are synchronous to a single clock domain and have their clock-to-out times within ±200 ps of each other. Switching I/Os are placed outside of the PLL bank. Refer to the "Simultaneously Switching Outputs (SSOs) and Printed Circuit Board Layout" section in the IGLOO nano FPGA Fabric User's Guide.
- 9. The AGLN010, AGLN015, and AGLN020 devices do not support PLLs.



IGLOO nano DC and Switching Characteristics



Note: Peak-to-peak jitter measurements are defined by $T_{peak-to-peak} = T_{period_max} - T_{period_min}$ *Figure 2-26* • Peak-to-Peak Jitter Definition

IGLOO nano DC and Switching Characteristics



Figure 2-32 • RAM Reset. Applicable to Both RAM4K9 and RAM512x18.

IGLOO nano Low Power Flash FPGAs







Package Pin Assignments

	CS81	CS81				
Pin Number	AGLN030Z Function	Pin Number	AGLN030Z Function			
A1	IO00RSB0	D9	IO30RSB0			
A2	IO02RSB0	E1	GEB0/IO71RSB1			
A3	IO06RSB0	E2	GEA0/IO72RSB1			
A4	IO11RSB0	E3	GEC0/IO73RSB1			
A5	IO16RSB0	E4	VCCIB1			
A6	IO19RSB0	E5	VCC			
A7	IO22RSB0	E6	VCCIB0			
A8	IO24RSB0	E7	GDC0/IO32RSB0			
A9	IO26RSB0	E8	GDA0/IO33RSB0			
B1	IO81RSB1	E9	GDB0/IO34RSB0			
B2	IO04RSB0	F1	IO68RSB1			
B3	IO10RSB0	F2	IO67RSB1			
B4	IO13RSB0	F3	IO64RSB1			
B5	IO15RSB0	F4	GND			
B6	IO20RSB0	F5	VCCIB1			
B7	IO21RSB0	F6	IO47RSB1			
B8	IO28RSB0	F7	IO36RSB0			
B9	IO25RSB0	F8	IO38RSB0			
C1	IO79RSB1	F9	IO40RSB0			
C2	IO80RSB1	G1	IO65RSB1			
C3	IO08RSB0	G2	IO66RSB1			
C4	IO12RSB0	G3	IO57RSB1			
C5	IO17RSB0	G4	IO53RSB1			
C6	IO14RSB0	G5	IO49RSB1			
C7	IO18RSB0	G6	IO44RSB1			
C8	IO29RSB0	G7	IO46RSB1			
C9	IO27RSB0	G8	VJTAG			
D1	IO74RSB1	G9	TRST			
D2	IO76RSB1	H1	IO62RSB1			
D3	IO77RSB1	H2	FF/IO60RSB1			
D4	VCC	H3	IO58RSB1			
D5	VCCIB0	H4	IO54RSB1			
D6	GND	H5	IO48RSB1			
D7	IO23RSB0	H6	IO43RSB1			
D8	IO31RSB0	H7	IO42RSB1			

CS81					
Pin Number	AGLN030Z Function				
H8	TDI				
H9	TDO				
J1	IO63RSB1				
J2	IO61RSB1				
J3	IO59RSB1				
J4	IO56RSB1				
J5	IO52RSB1				
J6	IO45RSB1				
J7	ТСК				
J8	TMS				
J9	VPUMP				

Package Pin Assignments

	VQ100	VQ100		VQ100	
Pin Number	AGLN125 Function	Pin Number	AGLN125 Function	Pin Number	AGLN125 Function
1	GND	37	VCC	73	GBA2/IO41RSB0
2	GAA2/IO67RSB1	38	GND	74	VMV0
3	IO68RSB1	39	VCCIB1	75	GNDQ
4	GAB2/IO69RSB1	40	IO87RSB1	76	GBA1/IO40RSB0
5	IO132RSB1	41	IO84RSB1	77	GBA0/IO39RSB0
6	GAC2/IO131RSB1	42	IO81RSB1	78	GBB1/IO38RSB0
7	IO130RSB1	43	IO75RSB1	79	GBB0/IO37RSB0
8	IO129RSB1	44	GDC2/IO72RSB1	80	GBC1/IO36RSB0
9	GND	45	GDB2/IO71RSB1	81	GBC0/IO35RSB0
10	GFB1/IO124RSB1	46	GDA2/IO70RSB1	82	IO32RSB0
11	GFB0/IO123RSB1	47	тск	83	IO28RSB0
12	VCOMPLF	48	TDI	84	IO25RSB0
13	GFA0/IO122RSB1	49	TMS	85	IO22RSB0
14	VCCPLF	50	VMV1	86	IO19RSB0
15	GFA1/IO121RSB1	51	GND	87	VCCIB0
16	GFA2/IO120RSB1	52	VPUMP	88	GND
17	VCC	53	NC	89	VCC
18	VCCIB1	54	TDO	90	IO15RSB0
19	GEC0/IO111RSB1	55	TRST	91	IO13RSB0
20	GEB1/IO110RSB1	56	VJTAG	92	IO11RSB0
21	GEB0/IO109RSB1	57	GDA1/IO65RSB0	93	IO09RSB0
22	GEA1/IO108RSB1	58	GDC0/IO62RSB0	94	IO07RSB0
23	GEA0/IO107RSB1	59	GDC1/IO61RSB0	95	GAC1/IO05RSB0
24	VMV1	60	GCC2/IO59RSB0	96	GAC0/IO04RSB0
25	GNDQ	61	GCB2/IO58RSB0	97	GAB1/IO03RSB0
26	GEA2/IO106RSB1	62	GCA0/IO56RSB0	98	GAB0/IO02RSB0
27	FF/GEB2/IO105RSB1	63	GCA1/IO55RSB0	99	GAA1/IO01RSB0
28	GEC2/IO104RSB1	64	GCC0/IO52RSB0	100	GAA0/IO00RSB0
29	IO102RSB1	65	GCC1/IO51RSB0		
30	IO100RSB1	66	VCCIB0		
31	IO99RSB1	67	GND		
32	IO97RSB1	68	VCC		
33	IO96RSB1	69	IO47RSB0		
34	IO95RSB1	70	GBC2/IO45RSB0		
35	IO94RSB1	71	GBB2/IO43RSB0		
36	IO93RSB1	72	IO42RSB0		

5 – Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the IGLOO nano datasheet.

Revision	Changes	Page
Revision 19 (October 2015)	Modified the note to include device/package obsoletion information in "Features and Benefits" section (SAR 69724).	1-1
	Added a note under Security Feature "Y" in "IGLOO nano Ordering Information" section (SAR 70553).	1-IV
	Modified AGLN250 pin assignment table to match with I/O Attribute Editor tool from Libero in "CS81" Package (SAR 59049).	4-6
	Modified the nominal area to 25 for CS81 Package in Table 1 (SAR 71127).	1-II
	Modified the title of AGLN125Z pin assignment table for "CS81" Package (SAR 71127).	4-6
Revision 18 (November 2013)	Modified the "Device Marking" section and updated Figure 1 • Example of Device Marking for Small Form Factor Packages to reflect updates suggested per CN1004 published on 5/10/2010 (SAR 52036).	V
Revision 17 (May 2013)	Deleted details related to Ambient temperature from "Enhanced Commercial Temperature Range", "IGLOO nano Ordering Information", "Temperature Grade Offerings", and Table 2-2 • Recommended Operating Conditions ¹ to remove ambiguities arising due to the same, and modified Note 2 (SAR 47063).	I, IV, VI, and 2-2
Revision 16 (December 2012)	The "IGLOO nano Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43174).	IV
	The note in Table 2-100 • IGLOO nano CCC/PLL Specification and Table 2-101 • IGLOO nano CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42565).	2-70, 2-71
	Live at Power-Up (LAPU) has been replaced with 'Instant On'.	NA
Revision 15 (September 2012)	The status of the AGLN125 device has been modified from 'Advance' to 'Production' in the "IGLOO nano Device Status" section (SAR 41416).	
	Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40274).	NA
Revision 14 (September 2012)	The "Security" section was modified to clarify that Microsemi does not support read-back of programmed data.	1-2
Revision 13 (June 2012)	Figure Figure 2-34 • FIFO Read and Figure 2-35 • FIFO Write have been added (SAR 34842).	2-82
	The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions" section: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38319). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement.	3-1

IGLOO nano Low Power Flash FPGAs

Revision / Version	Changes	Page
Revision 1 (cont'd)	The "QN48" pin diagram was revised.	4-16
Packaging Advance v0.2	Note 2 for the "QN48", "QN68", and "100-Pin QFN" pin diagrams was changed to "The die attach paddle of the package is tied to ground (GND)."	4-16, 4-19
	The "VQ100" pin diagram was revised to move the pin IDs to the upper left corner instead of the upper right corner.	4-23
Revision 0 (Oct 2008) Product Brief Advance v0.2	The following tables and sections were updated to add the UC81 and CS81 packages for AGL030: "IGLOO nano Devices" "I/Os Per Package" "IGLOO nano Products Available in the Z Feature Grade" "Temperature Grade Offerings"	N/A
	The "I/Os Per Package" table was updated to add the following information to table note 4: "For nano devices, the VQ100 package is offered in both leaded and RoHS-compliant versions. All other packages are RoHS-compliant only."	II
	The "IGLOO nano Products Available in the Z Feature Grade" section was updated to remove QN100 for AGLN250.	VI
	The device architecture figures, Figure 1-3 • IGLOO Device Architecture Overview with Two I/O Banks (AGLN060, AGLN125) through Figure 1-4 • IGLOO Device Architecture Overview with Four I/O Banks (AGLN250), were revised. Figure 1-1 • IGLOO Device Architecture Overview with Two I/O Banks and No RAM (AGLN010 and AGLN030) is new.	1-4 through 1-5
	The "PLL and CCC" section was revised to include information about CCC-GLs in AGLN020 and smaller devices.	1-7
	The "I/Os with Advanced I/O Standards" section was revised to add information about IGLOO nano devices supporting double-data-rate applications.	1-8



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at **www.microsemi.com**.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.