



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | 6144  |
| Total RAM Bits                 | 36864   |
| Number of I/O                  | 68  |
| Number of Gates                | 250000  |
| Voltage - Supply               | 1.14V ~ 1.575V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 100-TQFP  |
| Supplier Device Package        | 100-VQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/agln250v2-vqg100i">https://www.e-xfl.com/product-detail/microchip-technology/agln250v2-vqg100i</a> |

# Table of Contents

---

## IGLOO nano Device Overview

|                           |     |
|---------------------------|-----|
| General Description ..... | 1-1 |
|---------------------------|-----|

## IGLOO nano DC and Switching Characteristics

|  |      |
|--|------|
| General Specifications .....                 | 2-1  |
| Calculating Power Dissipation .....          | 2-7  |
| User I/O Characteristics .....               | 2-15 |
| VersaTile Characteristics .....              | 2-57 |
| Global Resource Characteristics .....        | 2-63 |
| Clock Conditioning Circuits .....            | 2-70 |
| Embedded SRAM and FIFO Characteristics ..... | 2-73 |
| Embedded FlashROM Characteristics .....      | 2-87 |
| JTAG 1532 Characteristics .....              | 2-88 |

## Pin Descriptions


|                             |     |
|-----------------------------|-----|
| Supply Pins .....           | 3-1 |
| User Pins .....             | 3-2 |
| JTAG Pins .....             | 3-3 |
| Special Function Pins ..... | 3-4 |
| Packaging .....             | 3-4 |
| Related Documents .....     | 3-5 |

## Package Pin Assignments


|             |      |
|-------------|------|
| UC36 .....  | 4-1  |
| UC81 .....  | 4-3  |
| CS81 .....  | 4-6  |
| QN48 .....  | 4-15 |
| QN68 .....  | 4-18 |
| VQ100 ..... | 4-22 |

## Datasheet Information

|   |     |
|---|-----|
| List of Changes .....   | 5-1 |
| Datasheet Categories .....  | 5-8 |
| Safety Critical, Life Support, and High-Reliability Applications Policy ..... | 5-8 |



**Figure 1-3 • IGLOO Device Architecture Overview with Two I/O Banks (AGLN060, AGLN125)**



**Figure 1-4 • IGLOO Device Architecture Overview with Four I/O Banks (AGLN250)**

## 2 – IGLOO nano DC and Switching Characteristics

### General Specifications

The Z feature grade does not support the enhanced nano features of Schmitt trigger input, Flash\*Freeze bus hold (hold previous I/O state in Flash\*Freeze mode), cold-sparing, and hot-swap I/O capability. Refer to "IGLOO nano Ordering Information" on page IV for more information.

### Operating Conditions

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

**Table 2-1 • Absolute Maximum Ratings**

| Symbol                        | Parameter                    | Limits          | Units |
|-------------------------------|------------------------------|-----------------|-------|
| VCC                           | DC core supply voltage       | -0.3 to 1.65    | V     |
| VJTAG                         | JTAG DC voltage              | -0.3 to 3.75    | V     |
| VPUMP                         | Programming voltage          | -0.3 to 3.75    | V     |
| VCCPLL                        | Analog power supply (PLL)    | -0.3 to 1.65    | V     |
| VCCI                          | DC I/O buffer supply voltage | -0.3 to 3.75    | V     |
| VI <sup>1</sup>               | I/O input voltage            | -0.3 V to 3.6 V | V     |
| T <sub>STG</sub> <sup>2</sup> | Storage temperature          | -65 to +150     | °C    |
| T <sub>J</sub> <sup>2</sup>   | Junction temperature         | +125            | °C    |

*Notes:*

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.
2. For flash programming and retention maximum limits, refer to Table 2-3 on page 2-2, and for recommended operating limits, refer to Table 2-2 on page 2-2.

**Table 2-2 • Recommended Operating Conditions<sup>1</sup>**

| Symbol                      | Parameter  |   | Extended Commercial     | Industrial               | Units |
|-----------------------------|--|---|-------------------------|--------------------------|-------|
| T <sub>J</sub>              | Junction temperature                               |   | -20 to +85 <sup>2</sup> | -40 to +100 <sup>2</sup> | °C    |
| VCC                         | 1.5 V DC core supply voltage <sup>3</sup>          |   | 1.425 to 1.575          | 1.425 to 1.575           | V     |
|                             | 1.2 V–1.5 V wide range core voltage <sup>4,5</sup> |   | 1.14 to 1.575           | 1.14 to 1.575            | V     |
| VJTAG                       | JTAG DC voltage                                    |   | 1.4 to 3.6              | 1.4 to 3.6               | V     |
| VPUMP <sup>6</sup>          | Programming voltage                                | Programming mode  | 3.15 to 3.45            | 3.15 to 3.45             | V     |
|                             |  | Operation   | 0 to 3.6                | 0 to 3.6                 | V     |
| VCCPLL <sup>7</sup>         | Analog power supply (PLL)                          | 1.5 V DC core supply voltage <sup>3</sup>               | 1.425 to 1.575          | 1.425 to 1.575           | V     |
|                             |  | 1.2 V–1.5 V wide range core supply voltage <sup>4</sup> | 1.14 to 1.575           | 1.14 to 1.575            | V     |
| VCCI and VMV <sup>8,9</sup> | 1.2 V DC supply voltage <sup>4</sup>               |   | 1.14 to 1.26            | 1.14 to 1.26             | V     |
|                             | 1.2 V DC wide range supply voltage <sup>4</sup>    |   | 1.14 to 1.575           | 1.14 to 1.575            | V     |
|                             | 1.5 V DC supply voltage                            |   | 1.425 to 1.575          | 1.425 to 1.575           | V     |
|                             | 1.8 V DC supply voltage                            |   | 1.7 to 1.9              | 1.7 to 1.9               | V     |
|                             | 2.5 V DC supply voltage                            |   | 2.3 to 2.7              | 2.3 to 2.7               | V     |
|                             | 3.3 V DC supply voltage                            |   | 3.0 to 3.6              | 3.0 to 3.6               | V     |
|                             | 3.3 V DC wide range supply voltage <sup>10</sup>   |   | 2.7 to 3.6              | 2.7 to 3.6               | V     |

**Notes:**

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.
2. Default Junction Temperature Range in the Libero SoC software is set to 0°C to +70°C for commercial, and -40°C to +85°C for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the Libero Online Help.
3. For IGLOO® nano V5 devices
4. For IGLOO nano V2 devices only, operating at VCCI ≥ VCC
5. IGLOO nano V5 devices can be programmed with the VCC core voltage at 1.5 V only. IGLOO nano V2 devices can be programmed with the VCC core voltage at 1.2 V (with FlashPro4 only) or 1.5 V. If you are using FlashPro3 and want to do in-system programming using 1.2 V, please contact the factory.
6. V<sub>PUMP</sub> can be left floating during operation (not programming mode).
7. VCCPLL pins should be tied to VCC pins. See the "Pin Descriptions" chapter for further information.
8. VMV pins must be connected to the corresponding VCCI pins. See the Pin Descriptions chapter of the [IGLOO nano FPGA Fabric User's Guide](#) for further information.
9. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in [Table 2-21 on page 2-19](#). VCCI should be at the same voltage within a given I/O bank.
10. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.

**Table 2-3 • Flash Programming Limits – Retention, Storage, and Operating Temperature<sup>1</sup>**

| Product Grade | Programming Cycles | Program Retention (biased/unbiased) | Maximum Storage Temperature T <sub>STG</sub> (°C) <sup>2</sup> | Maximum Operating Junction Temperature T <sub>J</sub> (°C) <sup>2</sup> |
|---------------|--------------------|-------------------------------------|--|---|
| Commercial    | 500                | 20 years                            | 110  | 100   |
| Industrial    | 500                | 20 years                            | 110  | 100   |

**Notes:**

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
2. These limits apply for program/data retention only. Refer to [Table 2-1 on page 2-1](#) and [Table 2-2](#) for device operating conditions and absolute limits.

**Table 2-10 • Quiescent Supply Current (IDD) Characteristics, IGLOO nano Sleep Mode\***

|   | Core Voltage  | AGLN010 | AGLN015 | AGLN020 | AGLN060 | AGLN125 | AGLN250 | Units |
|---|---------------|---------|---------|---------|---------|---------|---------|-------|
| VCCI = 1.2 V (per bank)<br>Typical (25°C) | 1.2 V         | 1.7     | 1.7     | 1.7     | 1.7     | 1.7     | 1.7     | µA    |
| VCCI = 1.5 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 1.8     | 1.8     | 1.8     | 1.8     | 1.8     | 1.8     | µA    |
| VCCI = 1.8 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 1.9     | 1.9     | 1.9     | 1.9     | 1.9     | 1.9     | µA    |
| VCCI = 2.5 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 2.2     | 2.2     | 2.2     | 2.2     | 2.2     | 2.2     | µA    |
| VCCI = 3.3 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 2.5     | 2.5     | 2.5     | 2.5     | 2.5     | 2.5     | µA    |

**Note:** \* $I_{DD} = N_{BANKS} * I_{CCI}$ .

**Table 2-11 • Quiescent Supply Current (IDD) Characteristics, IGLOO nano Shutdown Mode**

|                | Core Voltage  | AGLN010 | AGLN015 | AGLN020 | AGLN060 | AGLN125 | AGLN250 | Units |
|----------------|---------------|---------|---------|---------|---------|---------|---------|-------|
| Typical (25°C) | 1.2 V / 1.5 V | 0       | 0       | 0       | 0       | 0       | 0       | µA    |

**Table 2-12 • Quiescent Supply Current (IDD), No IGLOO nano Flash\*Freeze Mode<sup>1</sup>**

|   | Core Voltage  | AGLN010 | AGLN015 | AGLN020 | AGLN060 | AGLN125 | AGLN250 | Units |
|---|---------------|---------|---------|---------|---------|---------|---------|-------|
| <b>ICCA Current<sup>2</sup></b>                   |               |         |         |         |         |         |         |       |
| Typical (25°C)                                    | 1.2 V         | 3.7     | 5       | 5       | 10      | 13      | 18      | µA    |
|   | 1.5 V         | 8       | 14      | 14      | 20      | 28      | 44      | µA    |
| <b>ICCI or IJTAG Current</b>                      |               |         |         |         |         |         |         |       |
| VCCI / VJTAG = 1.2 V (per bank)<br>Typical (25°C) | 1.2 V         | 1.7     | 1.7     | 1.7     | 1.7     | 1.7     | 1.7     | µA    |
| VCCI / VJTAG = 1.5 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 1.8     | 1.8     | 1.8     | 1.8     | 1.8     | 1.8     | µA    |
| VCCI / VJTAG = 1.8 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 1.9     | 1.9     | 1.9     | 1.9     | 1.9     | 1.9     | µA    |
| VCCI / VJTAG = 2.5 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 2.2     | 2.2     | 2.2     | 2.2     | 2.2     | 2.2     | µA    |
| VCCI / VJTAG = 3.3 V (per bank)<br>Typical (25°C) | 1.2 V / 1.5 V | 2.5     | 2.5     | 2.5     | 2.5     | 2.5     | 2.5     | µA    |

**Notes:**

1.  $IDD = N_{BANKS} * ICCI + ICCA$ . JTAG counts as one bank when powered.
2. Includes VCC, VCCPLL, and VPUMP currents.

**Table 2-17 • Different Components Contributing to Dynamic Power Consumption in IGLOO nano Devices For IGLOO nano V2 Devices, 1.2 V Core Supply Voltage**

| <b>Parameter</b> | <b>Definition</b>  | <b>Device-Specific Dynamic Power (<math>\mu</math>W/MHz)</b> |                |                |                            |                |                |
|------------------|--|--|----------------|----------------|----------------------------|----------------|----------------|
|                  |  | <b>AGLN250</b>   | <b>AGLN125</b> | <b>AGLN060</b> | <b>AGLN020</b>             | <b>AGLN015</b> | <b>AGLN010</b> |
| PAC1             | Clock contribution of a Global Rib                             | 2.829  | 2.875          | 1.728          | 0                          | 0              | 0              |
| PAC2             | Clock contribution of a Global Spine                           | 1.731  | 1.265          | 1.268          | 2.562                      | 2.562          | 1.685          |
| PAC3             | Clock contribution of a VersaTile row                          | 0.957  | 0.963          | 0.967          | 0.862                      | 0.862          | 0.858          |
| PAC4             | Clock contribution of a VersaTile used as a sequential module  | 0.098  | 0.098          | 0.098          | 0.094                      | 0.094          | 0.091          |
| PAC5             | First contribution of a VersaTile used as a sequential module  |  |                |                | 0.045                      |                |                |
| PAC6             | Second contribution of a VersaTile used as a sequential module |  |                |                | 0.186                      |                |                |
| PAC7             | Contribution of a VersaTile used as a combinatorial module     |  |                |                | 0.11                       |                |                |
| PAC8             | Average contribution of a routing net                          |  |                |                | 0.45                       |                |                |
| PAC9             | Contribution of an I/O input pin (standard-dependent)          |  |                |                | See Table 2-13 on page 2-9 |                |                |
| PAC10            | Contribution of an I/O output pin (standard-dependent)         |  |                |                | See Table 2-14 on page 2-9 |                |                |
| PAC11            | Average contribution of a RAM block during a read operation    |  |                | 25.00          |                            | N/A            |                |
| PAC12            | Average contribution of a RAM block during a write operation   |  |                | 30.00          |                            | N/A            |                |
| PAC13            | Dynamic contribution for PLL                                   |  |                | 2.10           |                            | N/A            |                |

**Table 2-18 • Different Components Contributing to the Static Power Consumption in IGLOO nano Devices For IGLOO nano V2 Devices, 1.2 V Core Supply Voltage**

| <b>Parameter</b>  | <b>Definition</b>                                  | <b>Device-Specific Static Power (mW)</b> |                |                |                            |                |                |
|-------------------|--|--|----------------|----------------|----------------------------|----------------|----------------|
|                   |  | <b>AGLN250</b>                           | <b>AGLN125</b> | <b>AGLN060</b> | <b>AGLN020</b>             | <b>AGLN015</b> | <b>AGLN010</b> |
| PDC1              | Array static power in Active mode                  |  |                |                | See Table 2-12 on page 2-8 |                |                |
| PDC2              | Array static power in Static (Idle) mode           |  |                |                | See Table 2-12 on page 2-8 |                |                |
| PDC3              | Array static power in Flash*Freeze mode            |  |                |                | See Table 2-9 on page 2-7  |                |                |
| PDC4 <sup>1</sup> | Static PLL contribution                            |  |                | 0.90           |                            | N/A            |                |
| PDC5              | Bank quiescent power (VCCI-dependent) <sup>2</sup> |  |                |                | See Table 2-12 on page 2-8 |                |                |

**Notes:**

1. Minimum contribution of the PLL when running at lowest frequency.
2. For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet calculator or the SmartPower tool in Libero SoC.

**Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances**  
**Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values**

| VCCI                    | $R_{(WEAK\ PULL-UP)}^1\ (\Omega)$ |       | $R_{(WEAK\ PULL-DOWN)}^2\ (\Omega)$ |       |
|-------------------------|-----------------------------------|-------|-------------------------------------|-------|
|                         | Min.                              | Max.  | Min.                                | Max.  |
| 3.3 V                   | 10 K                              | 45 K  | 10 K                                | 45 K  |
| 3.3 V (wide range I/Os) | 10 K                              | 45 K  | 10 K                                | 45 K  |
| 2.5 V                   | 11 K                              | 55 K  | 12 K                                | 74 K  |
| 1.8 V                   | 18 K                              | 70 K  | 17 K                                | 110 K |
| 1.5 V                   | 19 K                              | 90 K  | 19 K                                | 140 K |
| 1.2 V                   | 25 K                              | 110 K | 25 K                                | 150 K |
| 1.2 V (wide range I/Os) | 19 K                              | 110 K | 19 K                                | 150 K |

**Notes:**

1.  $R_{(WEAK\ PULL-UP-MAX)} = (VCClmax - VOHspec) / I_{(WEAK\ PULL-UP-MIN)}$
2.  $R_{(WEAK\ PULL-DOWN-MAX)} = (VOLspec) / I_{(WEAK\ PULL-DOWN-MIN)}$

**Table 2-30 • I/O Short Currents IOSH/IOSL**

|                             | Drive Strength | IOSL (mA)*                                | IOSH (mA)* |
|-----------------------------|----------------|---|------------|
| 3.3 V LVTTL / 3.3 V LVC MOS | 2 mA           | 25  | 27         |
|                             | 4 mA           | 25  | 27         |
|                             | 6 mA           | 51  | 54         |
|                             | 8 mA           | 51  | 54         |
| 3.3 V LVC MOS Wide Range    | 100 µA         | Same as equivalent software default drive |            |
| 2.5 V LVC MOS               | 2 mA           | 16  | 18         |
|                             | 4 mA           | 16  | 18         |
|                             | 6 mA           | 32  | 37         |
|                             | 8 mA           | 32  | 37         |
| 1.8 V LVC MOS               | 2 mA           | 9   | 11         |
|                             | 4 mA           | 17  | 22         |
| 1.5 V LVC MOS               | 2 mA           | 13  | 16         |
| 1.2 V LVC MOS               | 1 mA           | 10  | 13         |
| 1.2 V LVC MOS Wide Range    | 100 µA         | 10  | 13         |

**Note:** \* $T_J = 100^\circ\text{C}$

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a 3.3 V, 8 mA I/O setting, which is the worst case for this type of analysis.

For example, at 100°C, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

**Table 2-31 • Duration of Short Circuit Event before Failure**

| Temperature | Time before Failure |
|-------------|---------------------|
| -40°C       | > 20 years          |
| -20°C       | > 20 years          |
| 0°C         | > 20 years          |
| 25°C        | > 20 years          |
| 70°C        | 5 years             |
| 85°C        | 2 years             |
| 100°C       | 6 months            |

**Table 2-32 • Schmitt Trigger Input Hysteresis  
Hysteresis Voltage Value (Typ.) for Schmitt Mode Input Buffers**

| Input Buffer Configuration                  | Hysteresis Value (typ.) |
|---|-------------------------|
| 3.3 V LVTTL / LVCMOS (Schmitt trigger mode) | 240 mV                  |
| 2.5 V LVCMOS (Schmitt trigger mode)         | 140 mV                  |
| 1.8 V LVCMOS (Schmitt trigger mode)         | 80 mV                   |
| 1.5 V LVCMOS (Schmitt trigger mode)         | 60 mV                   |
| 1.2 V LVCMOS (Schmitt trigger mode)         | 40 mV                   |

**Table 2-33 • I/O Input Rise Time, Fall Time, and Related I/O Reliability**

| Input Buffer                            | Input Rise/Fall Time (min.) | Input Rise/Fall Time (max.)   | Reliability      |
|---|-----------------------------|---|------------------|
| LVTTL/LVCMOS (Schmitt trigger disabled) | No requirement              | 10 ns *   | 20 years (100°C) |
| LVTTL/LVCMOS (Schmitt trigger enabled)  | No requirement              | No requirement, but input noise voltage cannot exceed Schmitt hysteresis. | 20 years (100°C) |

**Note:** \*The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

### **Timing Characteristics**

**Applies to 1.5 V DC Core Voltage**

**Table 2-47 • 2.5 V LVC MOS Low Slew – Applies to 1.5 V DC Core Voltage**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | STD         | 0.97       | 4.13     | 0.19      | 1.10     | 1.24      | 0.66       | 4.01     | 4.13     | 1.73     | 1.74     | ns    |
| 4 mA           | STD         | 0.97       | 4.13     | 0.19      | 1.10     | 1.24      | 0.66       | 4.01     | 4.13     | 1.73     | 1.74     | ns    |
| 8 mA           | STD         | 0.97       | 3.39     | 0.19      | 1.10     | 1.24      | 0.66       | 3.31     | 3.39     | 1.98     | 2.19     | ns    |
| 8 mA           | STD         | 0.97       | 3.39     | 0.19      | 1.10     | 1.24      | 0.66       | 3.31     | 3.39     | 1.98     | 2.19     | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-48 • 2.5 V LVC MOS High Slew – Applies to 1.5 V DC Core Voltage**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-------|
| 2 mA           | STD         | 0.97       | 2.19     | 0.19      | 1.10     | 1.24      | 0.66       | 2.23     | 2.11     | 1.72     | 1.80     | ns    |
| 4 mA           | STD         | 0.97       | 2.19     | 0.19      | 1.10     | 1.24      | 0.66       | 2.23     | 2.11     | 1.72     | 1.80     | ns    |
| 6 mA           | STD         | 0.97       | 1.81     | 0.19      | 1.10     | 1.24      | 0.66       | 1.85     | 1.63     | 1.97     | 2.26     | ns    |
| 8 mA           | STD         | 0.97       | 1.81     | 0.19      | 1.10     | 1.24      | 0.66       | 1.85     | 1.63     | 1.97     | 2.26     | ns    |

*Notes:*

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

## 1.2 V LVCMOS (JESD8-12A)


Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

**Table 2-63 • Minimum and Maximum DC Input and Output Levels**

| 1.2 V<br>LVCMOS   | VIL       |             | VIH         |           | VOL         |             | VOH |    | IOL                     | IOH                     | IOSL                    | IOSH            | IIL <sup>1</sup> | IIH <sup>2</sup> |
|-------------------|-----------|-------------|-------------|-----------|-------------|-------------|-----|----|-------------------------|-------------------------|-------------------------|-----------------|------------------|------------------|
| Drive<br>Strength | Min.<br>V | Max.<br>V   | Min.<br>V   | Max.<br>V | Max.<br>V   | Min.<br>V   | mA  | mA | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup> | μA <sup>4</sup>  |                  |
| 1 mA              | -0.3      | 0.35 * VCCI | 0.65 * VCCI | 3.6       | 0.25 * VCCI | 0.75 * VCCI | 1   | 1  | 10                      | 13                      | 10                      | 10              | 10               |                  |

*Notes:*

1.  $I_{IL}$  is the input leakage current per I/O pin over recommended operating conditions where  $-0.3 < VIN < VIL$ .
2.  $I_{IH}$  is the input leakage current per I/O pin over recommended operating conditions where  $VIH < VIN < VCCI$ . Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.



**Figure 2-11 • AC Loading**

**Table 2-64 • 1.2 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads**

| Input LOW (V) | Input HIGH (V) | Measuring Point* (V) | CLOAD (pF) |
|---------------|----------------|----------------------|------------|
| 0             | 1.2            | 0.6                  | 5          |

*Note:* \*Measuring point =  $V_{trip}$ . See [Table 2-23 on page 2-20](#) for a complete table of trip points.

### Timing Characteristics

Applies to 1.2 V DC Core Voltage

**Table 2-65 • 1.2 V LVCMOS Low Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-------|
| 1 mA           | STD         | 1.55       | 8.30     | 0.26      | 1.56     | 2.27      | 1.10       | 7.97     | 7.54     | 2.56     | 2.55     | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**Table 2-66 • 1.2 V LVCMOS High Slew**

Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

| Drive Strength | Speed Grade | $t_{DOUT}$ | $t_{DP}$ | $t_{DIN}$ | $t_{PY}$ | $t_{PYS}$ | $t_{EOUT}$ | $t_{ZL}$ | $t_{ZH}$ | $t_{LZ}$ | $t_{HZ}$ | Units |
|----------------|-------------|------------|----------|-----------|----------|-----------|------------|----------|----------|----------|----------|-------|
| 1 mA           | STD         | 1.55       | 3.50     | 0.26      | 1.56     | 2.27      | 1.10       | 3.37     | 3.10     | 2.55     | 2.66     | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

**1.2 V DC Core Voltage**

**Table 2-75 • Output Data Register Propagation Delays**  
 Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ , Worst-Case VCC = 1.14 V

| Parameter     | Description  | Std. | Units |
|---------------|--|------|-------|
| $t_{OCLKQ}$   | Clock-to-Q of the Output Data Register                               | 1.52 | ns    |
| $t_{OSUD}$    | Data Setup Time for the Output Data Register                         | 1.15 | ns    |
| $t_{OHD}$     | Data Hold Time for the Output Data Register                          | 0.00 | ns    |
| $t_{OCLR2Q}$  | Asynchronous Clear-to-Q of the Output Data Register                  | 1.96 | ns    |
| $t_{OPRE2Q}$  | Asynchronous Preset-to-Q of the Output Data Register                 | 1.96 | ns    |
| $t_{OREMCLR}$ | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | ns    |
| $t_{ORECCLR}$ | Asynchronous Clear Recovery Time for the Output Data Register        | 0.24 | ns    |
| $t_{OREMPRE}$ | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | ns    |
| $t_{ORECPRE}$ | Asynchronous Preset Recovery Time for the Output Data Register       | 0.24 | ns    |
| $t_{OWCLR}$   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.19 | ns    |
| $t_{OWPRE}$   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.19 | ns    |
| $t_{OCKMPWH}$ | Clock Minimum Pulse Width HIGH for the Output Data Register          | 0.31 | ns    |
| $t_{OCKMPWL}$ | Clock Minimum Pulse Width LOW for the Output Data Register           | 0.28 | ns    |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-7](#) for derating values.

**Table 2-96 • AGLN020 Global Resource**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $VCC = 1.14 \text{ V}$ 

| Parameter     | Description                               | Std.              |                   | Units |
|---------------|---|-------------------|-------------------|-------|
|               |   | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 1.81              | 2.26              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 1.90              | 2.51              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.40              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 1.65              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.61              | ns    |

**Notes:**

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-7](#) for derating values.

**Table 2-97 • AGLN060 Global Resource**Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $VCC = 1.14 \text{ V}$ 

| Parameter     | Description                               | Std.              |                   | Units |
|---------------|---|-------------------|-------------------|-------|
|               |   | Min. <sup>1</sup> | Max. <sup>2</sup> |       |
| $t_{RCKL}$    | Input Low Delay for Global Clock          | 2.02              | 2.42              | ns    |
| $t_{RCKH}$    | Input High Delay for Global Clock         | 2.09              | 2.65              | ns    |
| $t_{RCKMPWH}$ | Minimum Pulse Width High for Global Clock | 1.40              |                   | ns    |
| $t_{RCKMPWL}$ | Minimum Pulse Width Low for Global Clock  | 1.65              |                   | ns    |
| $t_{RCKSW}$   | Maximum Skew for Global Clock             |                   | 0.56              | ns    |

**Notes:**

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to [Table 2-7 on page 2-7](#) for derating values.

### Timing Waveforms

---




Figure 2-34 • FIFO Read

---







Figure 2-35 • FIFO Write



**Figure 2-38 • FIFO FULL Flag and AFULL Flag Assertion**



**Figure 2-39 • FIFO EMPTY Flag and AEMPTY Flag Deassertion**



**Figure 2-40 • FIFO FULL Flag and AFULL Flag Deassertion**

## **Timing Characteristics**


### **1.5 V DC Core Voltage**

**Table 2-106 • FIFO**Worst Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425\text{ V}$ 

| Parameter     | Description                                       | Std.  | Units |
|---------------|---|-------|-------|
| $t_{ENS}$     | REN, WEN Setup Time                               | 1.66  | ns    |
| $t_{ENH}$     | REN, WEN Hold Time                                | 0.13  | ns    |
| $t_{BKS}$     | BLK Setup Time                                    | 0.30  | ns    |
| $t_{BKH}$     | BLK Hold Time                                     | 0.00  | ns    |
| $t_{DS}$      | Input Data (WD) Setup Time                        | 0.63  | ns    |
| $t_{DH}$      | Input Data (WD) Hold Time                         | 0.20  | ns    |
| $t_{CKQ1}$    | Clock High to New Data Valid on RD (flow-through) | 2.77  | ns    |
| $t_{CKQ2}$    | Clock High to New Data Valid on RD (pipelined)    | 1.50  | ns    |
| $t_{RCKEF}$   | RCLK High to Empty Flag Valid                     | 2.94  | ns    |
| $t_{WCKFF}$   | WCLK High to Full Flag Valid                      | 2.79  | ns    |
| $t_{CKAF}$    | Clock High to Almost Empty/Full Flag Valid        | 10.71 | ns    |
| $t_{RSTFG}$   | RESET Low to Empty/Full Flag Valid                | 2.90  | ns    |
| $t_{RSTAF}$   | RESET Low to Almost Empty/Full Flag Valid         | 10.60 | ns    |
| $t_{RSTBQ}$   | RESET Low to Data Out LOW on RD (flow-through)    | 1.68  | ns    |
|               | RESET Low to Data Out LOW on RD (pipelined)       | 1.68  | ns    |
| $t_{REMRSTB}$ | RESET Removal                                     | 0.51  | ns    |
| $t_{RECRSTB}$ | RESET Recovery                                    | 2.68  | ns    |
| $t_{MPWRSTB}$ | RESET Minimum Pulse Width                         | 0.68  | ns    |
| $t_{CYC}$     | Clock Cycle Time                                  | 6.24  | ns    |
| $F_{MAX}$     | Maximum Frequency for FIFO                        | 160   | MHz   |

*Note:* For specific junction temperature and voltage supply levels, refer to [Table 2-6 on page 2-6](#) for derating values.

## Embedded FlashROM Characteristics



**Figure 2-41 • Timing Diagram**

### Timing Characteristics

#### 1.5 V DC Core Voltage

**Table 2-108 • Embedded FlashROM Access Time**  
Worst Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.425 \text{ V}$

| Parameter         | Description             | Std.  | Units |
|-------------------|-------------------------|-------|-------|
| t <sub>SU</sub>   | Address Setup Time      | 0.57  | ns    |
| t <sub>HOLD</sub> | Address Hold Time       | 0.00  | ns    |
| t <sub>CK2Q</sub> | Clock to Out            | 20.90 | ns    |
| F <sub>MAX</sub>  | Maximum Clock Frequency | 15    | MHz   |

#### 1.2 V DC Core Voltage

**Table 2-109 • Embedded FlashROM Access Time**  
Worst Commercial-Case Conditions:  $T_J = 70^\circ\text{C}$ ,  $V_{CC} = 1.14 \text{ V}$

| Parameter         | Description             | Std.  | Units |
|-------------------|-------------------------|-------|-------|
| t <sub>SU</sub>   | Address Setup Time      | 0.59  | ns    |
| t <sub>HOLD</sub> | Address Hold Time       | 0.00  | ns    |
| t <sub>CK2Q</sub> | Clock to Out            | 35.74 | ns    |
| F <sub>MAX</sub>  | Maximum Clock Frequency | 10    | MHz   |


| <b>CS81</b>       |                          |
|-------------------|--------------------------|
| <b>Pin Number</b> | <b>AGLN030Z Function</b> |
| A1                | IO00RSB0                 |
| A2                | IO02RSB0                 |
| A3                | IO06RSB0                 |
| A4                | IO11RSB0                 |
| A5                | IO16RSB0                 |
| A6                | IO19RSB0                 |
| A7                | IO22RSB0                 |
| A8                | IO24RSB0                 |
| A9                | IO26RSB0                 |
| B1                | IO81RSB1                 |
| B2                | IO04RSB0                 |
| B3                | IO10RSB0                 |
| B4                | IO13RSB0                 |
| B5                | IO15RSB0                 |
| B6                | IO20RSB0                 |
| B7                | IO21RSB0                 |
| B8                | IO28RSB0                 |
| B9                | IO25RSB0                 |
| C1                | IO79RSB1                 |
| C2                | IO80RSB1                 |
| C3                | IO08RSB0                 |
| C4                | IO12RSB0                 |
| C5                | IO17RSB0                 |
| C6                | IO14RSB0                 |
| C7                | IO18RSB0                 |
| C8                | IO29RSB0                 |
| C9                | IO27RSB0                 |
| D1                | IO74RSB1                 |
| D2                | IO76RSB1                 |
| D3                | IO77RSB1                 |
| D4                | VCC                      |
| D5                | VCCIB0                   |
| D6                | GND                      |
| D7                | IO23RSB0                 |
| D8                | IO31RSB0                 |

| <b>CS81</b>       |                          |
|-------------------|--------------------------|
| <b>Pin Number</b> | <b>AGLN030Z Function</b> |
| D9                | IO30RSB0                 |
| E1                | GEB0/IO71RSB1            |
| E2                | GEA0/IO72RSB1            |
| E3                | GEC0/IO73RSB1            |
| E4                | VCCIB1                   |
| E5                | VCC                      |
| E6                | VCCIB0                   |
| E7                | GDC0/IO32RSB0            |
| E8                | GDA0/IO33RSB0            |
| E9                | GDB0/IO34RSB0            |
| F1                | IO68RSB1                 |
| F2                | IO67RSB1                 |
| F3                | IO64RSB1                 |
| F4                | GND                      |
| F5                | VCCIB1                   |
| F6                | IO47RSB1                 |
| F7                | IO36RSB0                 |
| F8                | IO38RSB0                 |
| F9                | IO40RSB0                 |
| G1                | IO65RSB1                 |
| G2                | IO66RSB1                 |
| G3                | IO57RSB1                 |
| G4                | IO53RSB1                 |
| G5                | IO49RSB1                 |
| G6                | IO44RSB1                 |
| G7                | IO46RSB1                 |
| G8                | VJTAG                    |
| G9                | TRST                     |
| H1                | IO62RSB1                 |
| H2                | FF/IO60RSB1              |
| H3                | IO58RSB1                 |
| H4                | IO54RSB1                 |
| H5                | IO48RSB1                 |
| H6                | IO43RSB1                 |
| H7                | IO42RSB1                 |

| <b>CS81</b>       |                          |
|-------------------|--------------------------|
| <b>Pin Number</b> | <b>AGLN030Z Function</b> |
| H8                | TDI                      |
| H9                | TDO                      |
| J1                | IO63RSB1                 |
| J2                | IO61RSB1                 |
| J3                | IO59RSB1                 |
| J4                | IO56RSB1                 |
| J5                | IO52RSB1                 |
| J6                | IO45RSB1                 |
| J7                | TCK                      |
| J8                | TMS                      |
| J9                | VPUMP                    |

## VQ100

---



**Note:** This is the top view of the package.

---

### Note

For Package Manufacturing and Environmental information, visit the Resource Center at  
<http://www.microsemi.com/soc/products/solutions/package/docs.aspx>.

| <b>VQ100</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>AGLN125 Function</b> |
| 1                 | GND                     |
| 2                 | GAA2/IO67RSB1           |
| 3                 | IO68RSB1                |
| 4                 | GAB2/IO69RSB1           |
| 5                 | IO132RSB1               |
| 6                 | GAC2/IO131RSB1          |
| 7                 | IO130RSB1               |
| 8                 | IO129RSB1               |
| 9                 | GND                     |
| 10                | GFB1/IO124RSB1          |
| 11                | GFB0/IO123RSB1          |
| 12                | VCOMPLF                 |
| 13                | GFA0/IO122RSB1          |
| 14                | VCCPLF                  |
| 15                | GFA1/IO121RSB1          |
| 16                | GFA2/IO120RSB1          |
| 17                | VCC                     |
| 18                | VCCIB1                  |
| 19                | GEC0/IO111RSB1          |
| 20                | GEB1/IO110RSB1          |
| 21                | GEB0/IO109RSB1          |
| 22                | GEA1/IO108RSB1          |
| 23                | GEA0/IO107RSB1          |
| 24                | VMV1                    |
| 25                | GNDQ                    |
| 26                | GEA2/IO106RSB1          |
| 27                | FF/GEB2/IO105RSB1       |
| 28                | GEC2/IO104RSB1          |
| 29                | IO102RSB1               |
| 30                | IO100RSB1               |
| 31                | IO99RSB1                |
| 32                | IO97RSB1                |
| 33                | IO96RSB1                |
| 34                | IO95RSB1                |
| 35                | IO94RSB1                |
| 36                | IO93RSB1                |

| <b>VQ100</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>AGLN125 Function</b> |
| 37                | VCC                     |
| 38                | GND                     |
| 39                | VCCIB1                  |
| 40                | IO87RSB1                |
| 41                | IO84RSB1                |
| 42                | IO81RSB1                |
| 43                | IO75RSB1                |
| 44                | GDC2/IO72RSB1           |
| 45                | GDB2/IO71RSB1           |
| 46                | GDA2/IO70RSB1           |
| 47                | TCK                     |
| 48                | TDI                     |
| 49                | TMS                     |
| 50                | VMV1                    |
| 51                | GND                     |
| 52                | VPUMP                   |
| 53                | NC                      |
| 54                | TDO                     |
| 55                | TRST                    |
| 56                | VJTAG                   |
| 57                | GDA1/IO65RSB0           |
| 58                | GDC0/IO62RSB0           |
| 59                | GDC1/IO61RSB0           |
| 60                | GCC2/IO59RSB0           |
| 61                | GCB2/IO58RSB0           |
| 62                | GCA0/IO56RSB0           |
| 63                | GCA1/IO55RSB0           |
| 64                | GCC0/IO52RSB0           |
| 65                | GCC1/IO51RSB0           |
| 66                | VCCIB0                  |
| 67                | GND                     |
| 68                | VCC                     |
| 69                | IO47RSB0                |
| 70                | GBC2/IO45RSB0           |
| 71                | GBB2/IO43RSB0           |
| 72                | IO42RSB0                |

| <b>VQ100</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>AGLN125 Function</b> |
| 73                | GBA2/IO41RSB0           |
| 74                | VMV0                    |
| 75                | GNDQ                    |
| 76                | GBA1/IO40RSB0           |
| 77                | GBA0/IO39RSB0           |
| 78                | GBB1/IO38RSB0           |
| 79                | GBB0/IO37RSB0           |
| 80                | GBC1/IO36RSB0           |
| 81                | GBC0/IO35RSB0           |
| 82                | IO32RSB0                |
| 83                | IO28RSB0                |
| 84                | IO25RSB0                |
| 85                | IO22RSB0                |
| 86                | IO19RSB0                |
| 87                | VCCIB0                  |
| 88                | GND                     |
| 89                | VCC                     |
| 90                | IO15RSB0                |
| 91                | IO13RSB0                |
| 92                | IO11RSB0                |
| 93                | IO09RSB0                |
| 94                | IO07RSB0                |
| 95                | GAC1/IO05RSB0           |
| 96                | GAC0/IO04RSB0           |
| 97                | GAB1/IO03RSB0           |
| 98                | GAB0/IO02RSB0           |
| 99                | GAA1/IO01RSB0           |
| 100               | GAA0/IO00RSB0           |

| <b>VQ100</b>      |                          |
|-------------------|--------------------------|
| <b>Pin Number</b> | <b>AGLN250Z Function</b> |
| 1                 | GND                      |
| 2                 | GAA2/IO67RSB3            |
| 3                 | IO66RSB3                 |
| 4                 | GAB2/IO65RSB3            |
| 5                 | IO64RSB3                 |
| 6                 | GAC2/IO63RSB3            |
| 7                 | IO62RSB3                 |
| 8                 | IO61RSB3                 |
| 9                 | GND                      |
| 10                | GFB1/IO60RSB3            |
| 11                | GFB0/IO59RSB3            |
| 12                | VCOMPLF                  |
| 13                | GFA0/IO57RSB3            |
| 14                | VCCPLF                   |
| 15                | GFA1/IO58RSB3            |
| 16                | GFA2/IO56RSB3            |
| 17                | VCC                      |
| 18                | VCCIB3                   |
| 19                | GFC2/IO55RSB3            |
| 20                | GEC1/IO54RSB3            |
| 21                | GEC0/IO53RSB3            |
| 22                | GEA1/IO52RSB3            |
| 23                | GEA0/IO51RSB3            |
| 24                | VMV3                     |
| 25                | GNDQ                     |
| 26                | GEA2/IO50RSB2            |
| 27                | FF/GEB2/IO49RSB2         |
| 28                | GEC2/IO48RSB2            |
| 29                | IO47RSB2                 |
| 30                | IO46RSB2                 |
| 31                | IO45RSB2                 |
| 32                | IO44RSB2                 |
| 33                | IO43RSB2                 |
| 34                | IO42RSB2                 |
| 35                | IO41RSB2                 |
| 36                | IO40RSB2                 |

| <b>VQ100</b>      |                          |
|-------------------|--------------------------|
| <b>Pin Number</b> | <b>AGLN250Z Function</b> |
| 37                | VCC                      |
| 38                | GND                      |
| 39                | VCCIB2                   |
| 40                | IO39RSB2                 |
| 41                | IO38RSB2                 |
| 42                | IO37RSB2                 |
| 43                | GDC2/IO36RSB2            |
| 44                | GDB2/IO35RSB2            |
| 45                | GDA2/IO34RSB2            |
| 46                | GNDQ                     |
| 47                | TCK                      |
| 48                | TDI                      |
| 49                | TMS                      |
| 50                | VMV2                     |
| 51                | GND                      |
| 52                | VPUMP                    |
| 53                | NC                       |
| 54                | TDO                      |
| 55                | TRST                     |
| 56                | VJTAG                    |
| 57                | GDA1/IO33RSB1            |
| 58                | GDC0/IO32RSB1            |
| 59                | GDC1/IO31RSB1            |
| 60                | IO30RSB1                 |
| 61                | GCB2/IO29RSB1            |
| 62                | GCA1/IO27RSB1            |
| 63                | GCA0/IO28RSB1            |
| 64                | GCC0/IO26RSB1            |
| 65                | GCC1/IO25RSB1            |
| 66                | VCCIB1                   |
| 67                | GND                      |
| 68                | VCC                      |
| 69                | IO24RSB1                 |
| 70                | GBC2/IO23RSB1            |
| 71                | GBB2/IO22RSB1            |
| 72                | IO21RSB1                 |

| <b>VQ100</b>      |                          |
|-------------------|--------------------------|
| <b>Pin Number</b> | <b>AGLN250Z Function</b> |
| 73                | GBA2/IO20RSB1            |
| 74                | VMV1                     |
| 75                | GNDQ                     |
| 76                | GBA1/IO19RSB0            |
| 77                | GBA0/IO18RSB0            |
| 78                | GBB1/IO17RSB0            |
| 79                | GBB0/IO16RSB0            |
| 80                | GBC1/IO15RSB0            |
| 81                | GBC0/IO14RSB0            |
| 82                | IO13RSB0                 |
| 83                | IO12RSB0                 |
| 84                | IO11RSB0                 |
| 85                | IO10RSB0                 |
| 86                | IO09RSB0                 |
| 87                | VCCIB0                   |
| 88                | GND                      |
| 89                | VCC                      |
| 90                | IO08RSB0                 |
| 91                | IO07RSB0                 |
| 92                | IO06RSB0                 |
| 93                | GAC1/IO05RSB0            |
| 94                | GAC0/IO04RSB0            |
| 95                | GAB1/IO03RSB0            |
| 96                | GAB0/IO02RSB0            |
| 97                | GAA1/IO01RSB0            |
| 98                | GAA0/IO00RSB0            |
| 99                | GNDQ                     |
| 100               | VMV0                     |