



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 6144 |
| Total RAM Bits | 36864 |
| Number of I/O | 68 |
| Number of Gates | 250000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -20°C ~ 85°C (TJ) |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-VQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/agln250v5-zvqg100 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Flash Advantages

Low Power

Flash-based IGLOO nano devices exhibit power characteristics similar to those of an ASIC, making them an ideal choice for power-sensitive applications. IGLOO nano devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.

IGLOO nano devices also have low dynamic power consumption to further maximize power savings; power is reduced even further by the use of a 1.2 V core voltage.

Low dynamic power consumption, combined with low static power consumption and Flash*Freeze technology, gives the IGLOO nano device the lowest total system power offered by any FPGA.

Security

Nonvolatile, flash-based IGLOO nano devices do not require a boot PROM, so there is no vulnerable external bitstream that can be easily copied. IGLOO nano devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.

IGLOO nano devices utilize a 128-bit flash-based lock and a separate AES key to provide the highest level of security in the FPGA industry for programmed intellectual property and configuration data. In addition, all FlashROM data in IGLOO nano devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. AES was adopted by the National Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. IGLOO nano devices have a built-in AES decryption engine and a flash-based AES key that make them the most comprehensive programmable logic device security solution available today. IGLOO nano devices with AES-based security provide a high level of protection for remote field updates over public networks such as the Internet, and are designed to ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves.

Security, built into the FPGA fabric, is an inherent component of IGLOO nano devices. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. IGLOO nano devices, with FlashLock and AES security, are unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected with industry-standard security, making remote ISP possible. An IGLOO nano device provides the best available security for programmable logic designs.

Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, flash-based IGLOO nano FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

Instant On

Microsemi flash-based IGLOO nano devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based IGLOO nano devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs. In addition, glitches and brownouts in system power will not corrupt the IGLOO nano device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based IGLOO nano devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

IGLOO nano flash FPGAs enable the user to quickly enter and exit Flash*Freeze mode. This is done almost instantly (within 1 µs) and the device retains configuration and data in registers and RAM. Unlike SRAM-based FPGAs, the device does not need to reload configuration and design state from external memory components; instead it retains all necessary information to resume operation immediately.

1-2 Revision 19



6. Click **OK** to return to the FlashPoint – Programming File Generator window.

Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

1-10 Revision 19




Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

Revision 19 2-5






Figure 2-4 • Input Buffer Timing Model and Delays (example)

2-16 Revision 19



IGLOO nano DC and Switching Characteristics

Summary of I/O Timing Characteristics – Default I/O Software Settings

Table 2-23 • Summary of AC Measuring Points

| Standard | Measuring Trip Point (Vtrip) |
|----------------------------|------------------------------|
| 3.3 V LVTTL / 3.3 V LVCMOS | 1.4 V |
| 3.3 V LVCMOS Wide Range | 1.4 V |
| 2.5 V LVCMOS | 1.2 V |
| 1.8 V LVCMOS | 0.90 V |
| 1.5 V LVCMOS | 0.75 V |
| 1.2 V LVCMOS | 0.60 V |
| 1.2 V LVCMOS Wide Range | 0.60 V |

Table 2-24 • I/O AC Parameter Definitions

| Parameter | Parameter Definition |
|-------------------|---|
| t _{DP} | Data to Pad delay through the Output Buffer |
| t _{PY} | Pad to Data delay through the Input Buffer |
| t _{DOUT} | Data to Output Buffer delay through the I/O interface |
| t _{EOUT} | Enable to Output Buffer Tristate Control delay through the I/O interface |
| t _{DIN} | Input Buffer to Data delay through the I/O interface |
| t_{HZ} | Enable to Pad delay through the Output Buffer—HIGH to Z |
| t _{ZH} | Enable to Pad delay through the Output Buffer—Z to HIGH |
| t_{LZ} | Enable to Pad delay through the Output Buffer—LOW to Z |
| t _{ZL} | Enable to Pad delay through the Output Buffer—Z to LOW |
| t _{ZHS} | Enable to Pad delay through the Output Buffer with delayed enable—Z to HIGH |
| t _{ZLS} | Enable to Pad delay through the Output Buffer with delayed enable—Z to LOW |

2-20 Revision 19



IGLOO nano DC and Switching Characteristics

Applies to IGLOO nano at 1.2 V Core Operating Conditions

Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings
STD Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V,
Worst-Case VCCI = 3.0 V

| I/O Standard | Drive Strength (mA) | Equiv. Software Default Drive Strength Option ¹ | Slew Rate | Capacitive Load (pF) | tвоит | t _{DP} | t _{DIN} | tpy) | t _{PYS} | ^t Eo∪T | tzı | tzн | t _{LZ} | thz | Units |
|---|---------------------|---|-----------|----------------------|-------|-----------------|------------------|------|------------------|-------------------|------|------|-----------------|------|-------|
| 3.3 V LVTTL / 3.3 V LVCMOS | 8 mA | 8 mA | High | 5 pF | 1.55 | 2.31 | 0.26 | 0.97 | 1.36 | 1.10 | 2.34 | 1.90 | 2.43 | 3.14 | ns |
| 3.3 V LVCMOS Wide Range ² | 100 μΑ | 8 mA | High | 5 pF | 1.55 | 3.25 | 0.26 | 1.31 | 1.91 | 1.10 | 3.25 | 2.61 | 3.38 | 4.27 | ns |
| 2.5 V LVCMOS | 8 mA | 8 mA | High | 5 pF | 1.55 | 2.30 | 0.26 | 1.21 | 1.39 | 1.10 | 2.33 | 2.04 | 2.41 | 2.99 | ns |
| 1.8 V LVCMOS | 4 mA | 4 mA | High | 5 pF | 1.55 | 2.49 | 0.26 | 1.13 | 1.59 | 1.10 | 2.53 | 2.34 | 2.42 | 2.81 | ns |
| 1.5 V LVCMOS | 2 mA | 2 mA | High | 5 pF | 1.55 | 2.78 | 0.26 | 1.27 | 1.77 | 1.10 | 2.82 | 2.62 | 2.44 | 2.74 | ns |
| 1.2 V LVCMOS | 1 mA | 1 mA | High | 5 pF | 1.55 | 3.50 | 0.26 | 1.56 | 2.27 | 1.10 | 3.37 | 3.10 | 2.55 | 2.66 | ns |
| 1.2 V LVCMOS Wide Range ³ | 100 μΑ | 1 mA | High | 5 pF | 1.55 | 3.50 | 0.26 | 1.56 | 2.27 | 1.10 | 3.37 | 3.10 | 2.55 | 2.66 | ns |

Notes:

- The minimum drive strength for any LVCMOS 1.2 V or LVCMOS 3.3 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range, as specified in the JESD8-B specification.
- 3. All LVCMOS 1.2 V software macros support LVCMOS 1.2 V side range as specified in the JESD8-12 specification.
- 4. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-22 Revision 19



IGLOO nano Low Power Flash FPGAs

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-47 • 2.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 0.97 | 4.13 | 0.19 | 1.10 | 1.24 | 0.66 | 4.01 | 4.13 | 1.73 | 1.74 | ns |
| 4 mA | STD | 0.97 | 4.13 | 0.19 | 1.10 | 1.24 | 0.66 | 4.01 | 4.13 | 1.73 | 1.74 | ns |
| 8 mA | STD | 0.97 | 3.39 | 0.19 | 1.10 | 1.24 | 0.66 | 3.31 | 3.39 | 1.98 | 2.19 | ns |
| 8 mA | STD | 0.97 | 3.39 | 0.19 | 1.10 | 1.24 | 0.66 | 3.31 | 3.39 | 1.98 | 2.19 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-48 • 2.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.3 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 0.97 | 2.19 | 0.19 | 1.10 | 1.24 | 0.66 | 2.23 | 2.11 | 1.72 | 1.80 | ns |
| 4 mA | STD | 0.97 | 2.19 | 0.19 | 1.10 | 1.24 | 0.66 | 2.23 | 2.11 | 1.72 | 1.80 | ns |
| 6 mA | STD | 0.97 | 1.81 | 0.19 | 1.10 | 1.24 | 0.66 | 1.85 | 1.63 | 1.97 | 2.26 | ns |
| 8 mA | STD | 0.97 | 1.81 | 0.19 | 1.10 | 1.24 | 0.66 | 1.85 | 1.63 | 1.97 | 2.26 | ns |

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Revision 19 2-33



IGLOO nano DC and Switching Characteristics

Timing Characteristics

Applies to 1.5 V DC Core Voltage

Table 2-59 • 1.5 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 0.97 | 5.39 | 0.19 | 1.19 | 1.62 | 0.66 | 5.48 | 5.39 | 2.02 | 2.06 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-60 • 1.5 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage

Commercial-Case Conditions: $T_J = 70$ °C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 0.97 | 2.39 | 0.19 | 1.19 | 1.62 | 0.66 | 2.44 | 2.24 | 2.02 | 2.15 | ns |

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Applies to 1.2 V DC Core Voltage

Table 2-61 • 1.5 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_{.J} = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 1.55 | 5.87 | 0.26 | 1.27 | 1.77 | 1.10 | 5.92 | 5.87 | 2.45 | 2.65 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-62 • 1.5 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_{.I} = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.4 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 2 mA | STD | 1.55 | 2.78 | 0.26 | 1.27 | 1.77 | 1.10 | 2.82 | 2.62 | 2.44 | 2.74 | ns |

Notes:

- 1. Software default selection highlighted in gray.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-38 Revision 19



IGLOO nano DC and Switching Characteristics

Table 2-71 • Parameter Definition and Measuring Nodes

| Parameter Name | Parameter Definition | Measuring Nodes (from, to)* |
|-----------------------|---|--------------------------------|
| t _{OCLKQ} | Clock-to-Q of the Output Data Register | HH, DOUT |
| t _{OSUD} | Data Setup Time for the Output Data Register | FF, HH |
| t _{OHD} | Data Hold Time for the Output Data Register | FF, HH |
| t _{OCLR2Q} | Asynchronous Clear-to-Q of the Output Data Register | LL, DOUT |
| t _{OREMCLR} | Asynchronous Clear Removal Time for the Output Data Register | LL, HH |
| t _{ORECCLR} | Asynchronous Clear Recovery Time for the Output Data Register | LL, HH |
| t _{OECLKQ} | Clock-to-Q of the Output Enable Register | HH, EOUT |
| t _{OESUD} | Data Setup Time for the Output Enable Register | JJ, HH |
| t _{OEHD} | Data Hold Time for the Output Enable Register | JJ, HH |
| t _{OECLR2Q} | Asynchronous Clear-to-Q of the Output Enable Register | II, EOUT |
| t _{OEREMCLR} | Asynchronous Clear Removal Time for the Output Enable Register | II, HH |
| toerecclr | Asynchronous Clear Recovery Time for the Output Enable Register | II, HH |
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | AA, EE |
| t _{ISUD} | Data Setup Time for the Input Data Register | CC, AA |
| t _{IHD} | Data Hold Time for the Input Data Register | CC, AA |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | DD, EE |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | DD, AA |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | DD, AA |

Note: *See Figure 2-13 on page 2-43 for more information.

2-44 Revision 19

Output Enable Register




Figure 2-16 • Output Enable Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-76 • Output Enable Register Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|-----------------------|--|------|-------|
| t _{OECLKQ} | Clock-to-Q of the Output Enable Register | 0.75 | ns |
| t _{OESUD} | Data Setup Time for the Output Enable Register | 0.51 | ns |
| t _{OEHD} | Data Hold Time for the Output Enable Register | 0.00 | ns |
| t _{OECLR2Q} | Asynchronous Clear-to-Q of the Output Enable Register | 1.13 | ns |
| t _{OEPRE2Q} | Asynchronous Preset-to-Q of the Output Enable Register | 1.13 | ns |
| t _{OEREMCLR} | Asynchronous Clear Removal Time for the Output Enable Register | 0.00 | ns |
| t _{OERECCLR} | Asynchronous Clear Recovery Time for the Output Enable Register | 0.24 | ns |
| t _{OEREMPRE} | Asynchronous Preset Removal Time for the Output Enable Register | 0.00 | ns |
| t _{OERECPRE} | Asynchronous Preset Recovery Time for the Output Enable Register | 0.24 | ns |
| t _{OEWCLR} | Asynchronous Clear Minimum Pulse Width for the Output Enable Register | 0.19 | ns |
| t _{OEWPRE} | Asynchronous Preset Minimum Pulse Width for the Output Enable Register | 0.19 | ns |
| t _{OECKMPWH} | Clock Minimum Pulse Width HIGH for the Output Enable Register | 0.31 | ns |
| t _{OECKMPWL} | Clock Minimum Pulse Width LOW for the Output Enable Register | 0.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Revision 19 2-49

Output DDR Module




Figure 2-19 • Output DDR Timing Model

Table 2-81 • Parameter Definitions

| Parameter Name | Parameter Definition | Measuring Nodes (from, to) |
|-------------------------|---------------------------|----------------------------|
| t _{DDROCLKQ} | Clock-to-Out | B, E |
| t _{DDROCLR2Q} | Asynchronous Clear-to-Out | C, E |
| t _{DDROREMCLR} | Clear Removal | C, B |
| t _{DDRORECCLR} | Clear Recovery | C, B |
| t _{DDROSUD1} | Data Setup Data_F | A, B |
| t _{DDROSUD2} | Data Setup Data_R | D, B |
| t _{DDROHD1} | Data Hold Data_F | A, B |
| t _{DDROHD2} | Data Hold Data_R | D, B |

2-54 Revision 19




Figure 2-30 • RAM Write, Output Retained (WMODE = 0). Applicable to Both RAM4K9 and RAM512x18.




Figure 2-31 • RAM Write, Output as Write Data (WMODE = 1). Applicable to RAM4K9 Only.

Revision 19 2-75

Timing Waveforms




Figure 2-34 • FIFO Read




Figure 2-35 • FIFO Write

2-82 Revision 19



Pin Descriptions

interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

VPUMP Programming Supply Voltage

IGLOO nano devices support single-voltage ISP of the configuration flash and FlashROM. For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in the datasheet.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, $0.01~\mu F$ and $0.33~\mu F$ capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

User Pins

I/O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter in the IGLOO nano FPGA Fabric User's Guide. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the "I/O Structures in nano Devices" chapter of the IGLOO nano FPGA Fabric User's Guide for an explanation of the naming of global pins.

FF Flash*Freeze Mode Activation Pin

Flash*Freeze is available on IGLOO nano devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze mode is not used in the design, the FF pin is available as a regular I/O.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin

3-2 Revision 19



Pin Descriptions

Table 3-3 • TRST and TCK Pull-Down Recommendations

| VJTAG | Tie-Off Resistance* |
|----------------|---------------------|
| VJTAG at 3.3 V | 200 Ω to 1 kΩ |
| VJTAG at 2.5 V | 200 Ω to 1 kΩ |
| VJTAG at 1.8 V | 500 Ω to 1 kΩ |
| VJTAG at 1.5 V | 500 Ω to 1 kΩ |

Note: Equivalent parallel resistance if more than one device is on the JTAG chain

TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active-low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 3-2 and must satisfy the parallel resistance value requirement. The values in Table 3-2 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.

Special Function Pins

NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

Packaging

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

3-4 Revision 19



IGLOO nano Low Power Flash FPGAs

| | CS81 |
|------------|------------------|
| Pin Number | AGLN125 Function |
| A1 | GAA0/IO00RSB0 |
| A2 | GAA1/IO01RSB0 |
| A3 | GAC0/IO04RSB0 |
| A4 | IO13RSB0 |
| A5 | IO22RSB0 |
| A6 | IO32RSB0 |
| A7 | GBB0/IO37RSB0 |
| A8 | GBA1/IO40RSB0 |
| A9 | GBA2/IO41RSB0 |
| B1 | GAA2/IO132RSB1 |
| B2 | GAB0/IO02RSB0 |
| В3 | GAC1/IO05RSB0 |
| B4 | IO11RSB0 |
| B5 | IO25RSB0 |
| В6 | GBC0/IO35RSB0 |
| В7 | GBB1/IO38RSB0 |
| В8 | IO42RSB0 |
| В9 | GBB2/IO43RSB0 |
| C1 | GAB2/IO130RSB1 |
| C2 | IO131RSB1 |
| C3 | GND |
| C4 | IO15RSB0 |
| C5 | IO28RSB0 |
| C6 | GND |
| C7 | GBA0/IO39RSB0 |
| C8 | GBC2/IO45RSB0 |
| C9 | IO47RSB0 |
| D1 | GAC2/IO128RSB1 |
| D2 | IO129RSB1 |
| D3 | GFA2/IO117RSB1 |
| D4 | VCC |
| D5 | VCCIB0 |
| D6 | GND |
| D7 | GCC2/IO59RSB0 |
| D8 | GCC1/IO51RSB0 |
| D9 | GCC0/IO52RSB0 |

| CS81 | | |
|------------|-------------------|--|
| Pin Number | AGLN125 Function | |
| E1 | GFB0/IO120RSB1 | |
| E2 | GFB1/IO121RSB1 | |
| E3 | GFA1/IO118RSB1 | |
| E4 | VCCIB1 | |
| E5 | VCC | |
| E6 | VCCIB0 | |
| E7 | GCA0/IO56RSB0 | |
| E8 | GCA1/IO55RSB0 | |
| E9 | GCB2/IO58RSB0 | |
| F1* | VCCPLF | |
| F2* | VCOMPLF | |
| F3 | GND | |
| F4 | GND | |
| F5 | VCCIB1 | |
| F6 | GND | |
| F7 | GDA1/IO65RSB0 | |
| F8 | GDC1/IO61RSB0 | |
| F9 | GDC0/IO62RSB0 | |
| G1 | GEA0/IO104RSB1 | |
| G2 | GEC0/IO108RSB1 | |
| G3 | GEB1/IO107RSB1 | |
| G4 | IO96RSB1 | |
| G5 | IO92RSB1 | |
| G6 | IO72RSB1 | |
| G7 | GDB2/IO68RSB1 | |
| G8 | VJTAG | |
| G9 | TRST | |
| H1 | GEA1/IO105RSB1 | |
| H2 | FF/GEB2/IO102RSB1 | |
| H3 | IO99RSB1 | |
| H4 | IO94RSB1 | |
| H5 | IO91RSB1 | |
| H6 | IO81RSB1 | |
| H7 | GDA2/IO67RSB1 | |
| H8 | TDI | |
| H9 | TDO | |

| CS81 | | |
|------------|------------------|--|
| Pin Number | AGLN125 Function | |
| J1 | GEA2/IO103RSB1 | |
| J2 | GEC2/IO101RSB1 | |
| J3 | IO97RSB1 | |
| J4 | IO93RSB1 | |
| J5 | IO90RSB1 | |
| J6 | IO78RSB1 | |
| J7 | TCK | |
| J8 | TMS | |
| J9 | VPUMP | |

Note: * Pin numbers F1 and F2 must be connected to ground because a PLL is not supported for AGLN125-CS81.

Revision 19 4-11



Package Pin Assignments

| | CS81 |
|------------|-------------------|
| Pin Number | AGLN125Z Function |
| A1 | GAA0/IO00RSB0 |
| A2 | GAA1/IO01RSB0 |
| A3 | GAC0/IO04RSB0 |
| A4 | IO13RSB0 |
| A5 | IO22RSB0 |
| A6 | IO32RSB0 |
| A7 | GBB0/IO37RSB0 |
| A8 | GBA1/IO40RSB0 |
| A9 | GBA2/IO41RSB0 |
| B1 | GAA2/IO132RSB1 |
| B2 | GAB0/IO02RSB0 |
| В3 | GAC1/IO05RSB0 |
| B4 | IO11RSB0 |
| B5 | IO25RSB0 |
| В6 | GBC0/IO35RSB0 |
| В7 | GBB1/IO38RSB0 |
| B8 | IO42RSB0 |
| В9 | GBB2/IO43RSB0 |
| C1 | GAB2/IO130RSB1 |
| C2 | IO131RSB1 |
| C3 | GND |
| C4 | IO15RSB0 |
| C5 | IO28RSB0 |
| C6 | GND |
| C7 | GBA0/IO39RSB0 |
| C8 | GBC2/IO45RSB0 |
| C9 | IO47RSB0 |
| D1 | GAC2/IO128RSB1 |
| D2 | IO129RSB1 |
| D3 | GFA2/IO117RSB1 |
| D4 | VCC |
| D5 | VCCIB0 |
| D6 | GND |
| D7 | GCC2/IO59RSB0 |
| D8 | GCC1/IO51RSB0 |
| D9 | GCC0/IO52RSB0 |

| | CS81 | | |
|------------|-------------------|--|--|
| Pin Number | AGLN125Z Function | | |
| E1 | GFB0/IO120RSB1 | | |
| E2 | GFB1/IO121RSB1 | | |
| E3 | GFA1/IO118RSB1 | | |
| E4 | VCCIB1 | | |
| E5 | VCC | | |
| E6 | VCCIB0 | | |
| E7 | GCA0/IO56RSB0 | | |
| E8 | GCA1/IO55RSB0 | | |
| E9 | GCB2/IO58RSB0 | | |
| F1* | VCCPLF | | |
| F2* | VCOMPLF | | |
| F3 | GND | | |
| F4 | GND | | |
| F5 | VCCIB1 | | |
| F6 | GND | | |
| F7 | GDA1/IO65RSB0 | | |
| F8 | GDC1/IO61RSB0 | | |
| F9 | GDC0/IO62RSB0 | | |
| G1 | GEA0/IO104RSB1 | | |
| G2 | GEC0/IO108RSB1 | | |
| G3 | GEB1/IO107RSB1 | | |
| G4 | IO96RSB1 | | |
| G5 | IO92RSB1 | | |
| G6 | IO72RSB1 | | |
| G7 | GDB2/IO68RSB1 | | |
| G8 | VJTAG | | |
| G9 | TRST | | |
| H1 | GEA1/IO105RSB1 | | |
| H2 | FF/GEB2/IO102RSB1 | | |
| НЗ | IO99RSB1 | | |
| H4 | IO94RSB1 | | |
| H5 | IO91RSB1 | | |
| H6 | IO81RSB1 | | |
| H7 | GDA2/IO67RSB1 | | |
| H8 | TDI | | |
| H9 | TDO | | |

| CS81 | | |
|------------|-------------------|--|
| Pin Number | AGLN125Z Function | |
| J1 | GEA2/IO103RSB1 | |
| J2 | GEC2/IO101RSB1 | |
| J3 | IO97RSB1 | |
| J4 | IO93RSB1 | |
| J5 | IO90RSB1 | |
| J6 | IO78RSB1 | |
| J7 | TCK | |
| J8 | TMS | |
| J9 | VPUMP | |

Note: * Pin numbers F1 and F2 must be connected to ground because a PLL is not supported for AGLN125Z-CS81.

4-12 Revision 19



Package Pin Assignments

| | CS81 | | |
|------------|-------------------|--|--|
| Pin Number | AGLN250Z Function | | |
| A1 | GAA0/IO00RSB0 | | |
| A2 | GAA1/IO01RSB0 | | |
| A3 | GAC0/IO04RSB0 | | |
| A4 | IO07RSB0 | | |
| A5 | IO09RSB0 | | |
| A6 | IO12RSB0 | | |
| A7 | GBB0/IO16RSB0 | | |
| A8 | GBA1/IO19RSB0 | | |
| A9 | GBA2/IO20RSB1 | | |
| B1 | GAA2/IO67RSB3 | | |
| B2 | GAB0/IO02RSB0 | | |
| В3 | GAC1/IO05RSB0 | | |
| B4 | IO06RSB0 | | |
| B5 | IO10RSB0 | | |
| B6 | GBC0/IO14RSB0 | | |
| В7 | GBB1/IO17RSB0 | | |
| B8 | IO21RSB1 | | |
| В9 | GBB2/IO22RSB1 | | |
| C1 | GAB2/IO65RSB3 | | |
| C2 | IO66RSB3 | | |
| C3 | GND | | |
| C4 | IO08RSB0 | | |
| C5 | IO11RSB0 | | |
| C6 | GND | | |
| C7 | GBA0/IO18RSB0 | | |
| C8 | GBC2/IO23RSB1 | | |
| C9 | IO24RSB1 | | |
| D1 | GAC2/IO63RSB3 | | |
| D2 | IO64RSB3 | | |
| D3 | GFA2/IO56RSB3 | | |
| D4 | VCC | | |
| D5 | VCCIB0 | | |
| D6 | GND | | |
| D7 | IO30RSB1 | | |
| D8 | GCC1/IO25RSB1 | | |
| D9 | GCC0/IO26RSB1 | | |

| | CS81 | | |
|------------|-------------------|--|--|
| Pin Number | AGLN250Z Function | | |
| E1 | GFB0/IO59RSB3 | | |
| E2 | GFB1/IO60RSB3 | | |
| E3 | GFA1/IO58RSB3 | | |
| E4 | VCCIB3 | | |
| E5 | VCC | | |
| E6 | VCCIB1 | | |
| E7 | GCA0/IO28RSB1 | | |
| E8 | GCA1/IO27RSB1 | | |
| E9 | GCB2/IO29RSB1 | | |
| F1* | VCCPLF | | |
| F2* | VCOMPLF | | |
| F3 | GND | | |
| F4 | GND | | |
| F5 | VCCIB2 | | |
| F6 | GND | | |
| F7 | GDA1/IO33RSB1 | | |
| F8 | GDC1/IO31RSB1 | | |
| F9 | GDC0/IO32RSB1 | | |
| G1 | GEA0/IO51RSB3 | | |
| G2 | GEC1/IO54RSB3 | | |
| G3 | GEC0/IO53RSB3 | | |
| G4 | IO45RSB2 | | |
| G5 | IO42RSB2 | | |
| G6 | IO37RSB2 | | |
| G7 | GDB2/IO35RSB2 | | |
| G8 | VJTAG | | |
| G9 | TRST | | |
| H1 | GEA1/IO52RSB3 | | |
| H2 | FF/GEB2/IO49RSB2 | | |
| H3 | IO47RSB2 | | |
| H4 | IO44RSB2 | | |
| H5 | IO41RSB2 | | |
| H6 | IO39RSB2 | | |
| H7 | GDA2/IO34RSB2 | | |
| H8 | TDI | | |
| H9 | TDO | | |


| CS81 | | |
|------------|-------------------|--|
| Pin Number | AGLN250Z Function | |
| J1 | GEA2/IO50RSB2 | |
| J2 | GEC2/IO48RSB2 | |
| J3 | IO46RSB2 | |
| J4 | IO43RSB2 | |
| J5 | IO40RSB2 | |
| J6 | IO38RSB2 | |
| J7 | TCK | |
| J8 | TMS | |
| J9 | VPUMP | |

Note: * Pin numbers F1 and F2 must be connected to ground because a PLL is not supported for AGLN250Z-CS81.

4-14 Revision 19

Package Pin Assignments

QN68



Notes:

- 1. This is the bottom view of the package.
- 2. The die attach paddle of the package is tied to ground (GND).

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

4-18 Revision 19



Datasheet Information

| Revision | Changes | Page |
|-------------------------|---|-------------------------|
| Revision 10 (continued) | The following tables were updated with current available information. The equivalent software default drive strength option was added. | 2-19 through |
| | Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels | 2-40 |
| | Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings | |
| | Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings | |
| | Table 2-28 • I/O Output Buffer Maximum Resistances ¹ | |
| | Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances | |
| | Table 2-30 • I/O Short Currents IOSH/IOSL | |
| | Timing tables in the "Single-Ended I/O Characteristics" section, including new tables for 3.3 V and 1.2 V LVCMOS wide range. | |
| | Table 2-40 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range | |
| | Table 2-63 • Minimum and Maximum DC Input and Output Levels | |
| | Table 2-67 • Minimum and Maximum DC Input and Output Levels (new) | |
| | The formulas in the notes to Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances were revised (SAR 21348). | 2-24 |
| | The text introducing Table 2-31 • Duration of Short Circuit Event before Failure was revised to state six months at 100° instead of three months at 110° for reliability concerns. The row for 110° was removed from the table. | 2-25 |
| | The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5-V tolerant input buffer and push-pull output buffer." | 2-32 |
| | The $F_{DDRIMAX}$ and F_{DDOMAX} values were added to tables in the "DDR Module Specifications" section (SAR 23919). A note was added stating that DDR is not supported for AGLN010, AGLN015, and AGLN020. | 2-51 |
| | Tables in the "Global Tree Timing Characteristics" section were updated with new information available. | 2-64 |
| | Table 2-100 • IGLOO nano CCC/PLL Specification and Table 2-101 • IGLOO nano CCC/PLL Specification were revised (SAR 79390). | 2-70, 2-71 |
| | Tables in the SRAM "Timing Characteristics" section and FIFO "Timing Characteristics" section were updated with new information available. | 2-77, 2-85 |
| | Table 3-3 • TRST and TCK Pull-Down Recommendations is new. | 3-4 |
| | A note was added to the "CS81" pin tables for AGLN060, AGLN060Z, AGLN125, AGLN125Z, AGLN250, and AGLN250Z indicating that pins F1 and F2 must be grounded (SAR 25007). | 4-9, through 4-14 |
| | A note was added to the "CS81" and "VQ100" pin tables for AGLN060 and AGLN060Z stating that bus hold is not available for pin H7 or pin 45 (SAR 24079). | 4-9, 4-24 |
| | The AGLN250 function for pin C8 in the "CS81" table was revised (SAR 22134). | 4-13 |

5-4 Revision 19