

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	ARM9®
Core Size	16/32-Bit
Speed	96MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	80
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 2V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	128-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/str912faw44x6t">https://www.e-xfl.com/product-detail/stmicroelectronics/str912faw44x6t</a>

3.10.8	USB interface clock	22
3.10.9	Ethernet MAC clock	22
3.10.10	External RTC calibration clock	22
3.10.11	Operation example	23
3.11	Flexible power management	23
3.11.1	Run mode	23
3.11.2	Idle mode	24
3.11.3	Sleep mode	24
3.12	Voltage supplies	24
3.12.1	Independent A/D converter supply and reference voltage	24
3.12.2	Battery supply	25
3.13	System supervisor	25
3.13.1	Supply voltage brownout	25
3.13.2	Supply voltage dropout	26
3.13.3	Watchdog timer	26
3.13.4	External RESET_INn pin	26
3.13.5	Power-up	26
3.13.6	JTAG debug command	26
3.13.7	Tamper detection	27
3.14	Real-time clock (RTC)	27
3.15	JTAG interface	27
3.15.1	In-system-programming	28
3.15.2	Boundary scan	29
3.15.3	CPU debug	29
3.15.4	JTAG security bit	29
3.16	Embedded trace module (ARM ETM9, v. r2p2)	30
3.17	Ethernet MAC interface with DMA	30
3.18	USB 2.0 slave device interface with DMA	31
3.18.1	Packet buffer interface (PBI)	32
3.18.2	DMA	32
3.18.3	Suspend mode	32
3.19	CAN 2.0B interface	32
3.20	UART interfaces with DMA	33
3.20.1	DMA	33
3.21	I2C interfaces	33
3.22	SSP interfaces (SPI, SSI, and MICROWIRE) with DMA	34

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Device summary . . . . .	11
Table 3.	Sectoring of primary Flash memory . . . . .	16
Table 4.	Sectoring of secondary Flash memory . . . . .	17
Table 5.	Product ID and revision level values . . . . .	17
Table 6.	VIC IRQ channels . . . . .	19
Table 7.	STR91x LFBGA144 ball connections . . . . .	45
Table 8.	Device pin description . . . . .	47
Table 9.	Absolute maximum ratings . . . . .	59
Table 10.	Current characteristics . . . . .	60
Table 11.	Operating conditions . . . . .	61
Table 12.	Operating conditions at power-up / power-down . . . . .	61
Table 13.	RESET_INn and power-on-reset characteristics . . . . .	62
Table 14.	LVD electrical characteristics . . . . .	62
Table 15.	Supply current characteristics . . . . .	64
Table 16.	Typical current consumption at 25 °C . . . . .	65
Table 17.	Internal clock frequencies . . . . .	66
Table 18.	Main oscillator electrical characteristics . . . . .	67
Table 19.	External clock characteristics . . . . .	67
Table 20.	RTC oscillator electrical characteristics . . . . .	68
Table 21.	RTC crystal electrical characteristics . . . . .	69
Table 22.	PLL electrical characteristics . . . . .	69
Table 23.	SRAM and hardware registers . . . . .	70
Table 24.	Flash memory program/erase characteristics (Flash size ≤ 512 KB) . . . . .	70
Table 25.	Flash memory program/erase characteristics (Flash size = 1 MB / 2 MB) . . . . .	71
Table 26.	Flash memory endurance . . . . .	71
Table 27.	EMS data . . . . .	72
Table 28.	EMI data . . . . .	73
Table 29.	ESD data . . . . .	73
Table 30.	Static latch-up data . . . . .	74
Table 31.	I/O characteristics . . . . .	75
Table 32.	EMI bus clock period . . . . .	76
Table 33.	EMI non-mux write operation . . . . .	76
Table 34.	EMI read operation . . . . .	77
Table 35.	Mux write times . . . . .	78
Table 36.	Mux read times . . . . .	79
Table 37.	Page mode read times . . . . .	80
Table 38.	Sync burst write times . . . . .	82
Table 39.	Sync burst read times . . . . .	83
Table 40.	MII_RX_CLK and MII_TX_CLK timing table . . . . .	84
Table 41.	MDC timing table . . . . .	84
Table 42.	Ethernet MII management timing table . . . . .	85
Table 43.	Ethernet MII transmit timing table . . . . .	86
Table 44.	Ethernet MII receive timing table . . . . .	86
Table 45.	I2C electrical characteristics . . . . .	87
Table 46.	SPI electrical characteristics . . . . .	88
Table 47.	General ADC electrical characteristics . . . . .	90
Table 48.	ADC conversion time (silicon Rev G) . . . . .	91

---

Table 49.	ADC conversion time (silicon Rev H and higher) . . . . .	91
Table 50.	LQFP80 12 x12 mm low-profile quad flat package mechanical data . . . . .	96
Table 51.	LQFP128 - 128-pin, 14 x 14 mm low-profile quad flat package mechanical data . . . . .	99
Table 52.	LFPGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package mechanical data . . . . .	102
Table 53.	Thermal characteristics. . . . .	104
Table 54.	Ordering information scheme . . . . .	105
Table 55.	Document revision history . . . . .	106

# 1 Description

STR91xFA is a series of ARM®-powered microcontrollers which combines a 16/32-bit ARM966E-S RISC processor core, dual-bank Flash memory, large SRAM for data or code, and a rich peripheral set to form an ideal embedded controller for a wide variety of applications such as point-of-sale terminals, industrial automation, security and surveillance, vending machines, communication gateways, serial protocol conversion, and medical equipment. The ARM966E-S core can perform single-cycle DSP instructions, good for speech processing, audio algorithms, and low-end imaging.

## 3.5 SRAM (64 Kbytes or 96 Kbytes)

A 32-bit wide SRAM resides on the CPU's Data TCM (D-TCM) interface, providing single-cycle data accesses. As shown in [Figure 1](#), the D-TCM shares SRAM access with the Advanced High-performance Bus (AHB). Sharing is controlled by simple arbitration logic to allow the DMA unit on the AHB to also access the SRAM.

### 3.5.1 Arbitration

Zero-wait state access occurs for either the D-TCM or the AHB when only one of the two is requesting SRAM. When both request SRAM simultaneously, access is granted on an interleaved basis so neither requestor is starved, granting one 32-bit word transfer to each requestor before relinquishing SRAM to the other. When neither the D-TCM or the AHB are requesting SRAM, the arbiter leaves access granted to the most recent user (if D-TCM was last to use SRAM then the D-TCM will not have to arbitrate to get access next time).

The CPU may execute code from SRAM through the AHB. There are no wait states as long as the D-TCM is not contending for SRAM access and the AHB is not sharing bandwidth with peripheral traffic. The ARM966E-S CPU core has a small pre-fetch queue built into this instruction path through the AHB to look ahead and fetch instructions during idle bus cycles.

### 3.5.2 Battery backup

When a battery is connected to the designated battery backup pin (VBATT), SRAM contents are automatically preserved when the operating voltage on the main digital supplies (VDD and VDDQ) are lost or sag below the LVD threshold. Automatic switchover to SRAM can be disabled by firmware if it is desired that the battery will power only the RTC and not the SRAM during standby.

## 3.6 DMA data movement

DMA channels on the Advanced High-performance Bus (AHB) take full advantage of the separate data path provided by the Harvard architecture, moving data rapidly and largely independent of the instruction path. There are two DMA units, one is dedicated to move data between the Ethernet interface and SRAM, the other DMA unit has eight programmable channels with 14 request signals to service other peripherals and interfaces (USB, SSP, ADC, UART, Timers, EMI, and external request pins). Both single word and burst DMA transfers are supported. Memory-to-memory transfers are supported in addition to memory-peripheral transfers. DMA access to SRAM is shared with D-TCM accesses, and arbitration is described in [Section 3.5.1](#). Efficient DMA transfers are managed by firmware using linked list descriptor tables. Of the 16 DMA request signals, two are assigned to external inputs. The DMA unit can move data between external devices and resources inside the STR91xFA through the EMI bus.

## 3.7 Non-volatile memories

There are two independent 32-bit wide burst Flash memories enabling true read-while-write operation. The Flash memories are single-voltage erase/program with 20 year minimum data retention and 100K minimum erase cycles. The primary Flash memory is much larger than the secondary Flash.

Both Flash memories are blank when devices are shipped from ST. The CPU can boot only from Flash memory (configurable selection of which Flash bank).

Flash memories are programmed half-word (16 bits) at a time, but are erased by sector or by full array.

### 3.7.1 Primary Flash memory

Using the STR91xFA device configuration software tool and 3rd party Integrated Developer Environments, it is possible to specify that the primary Flash memory is the default memory from which the CPU boots at reset, or otherwise specify that the secondary Flash memory is the default boot memory. This choice of boot memory is non-volatile and stored in a location that can be programmed and changed only by JTAG In-System Programming. See [Section 6: Memory mapping](#), for more detail.

The primary Flash memory has equal length 64K byte sectors. See [Table 3](#) for number of sectors per device type.

**Table 3. Sectoring of primary Flash memory**

Size of primary Flash	256 Kbytes	512 Kbytes	1 Mbyte	2 Mbytes
Number of sectors	4	8	16	32
Size of each sector	64 Kbytes		64 Kbytes	

### 3.7.2 Secondary Flash memory

The smaller of the two Flash memories can be used to implement a bootloader, capable of storing code to perform robust In-Application Programming (IAP) of the primary Flash memory. The CPU executes code from the secondary Flash, while updating code in the primary Flash memory. New code for the primary Flash memory can be downloaded over any of the interfaces on the STR91xFA (USB, Ethernet, CAN, UART, etc.)

Additionally, the secondary Flash memory may also be used to store small data sets by emulating EEPROM through firmware, eliminating the need for external EEPROM memories. This raises the data security level because passcodes and other sensitive information can be securely locked inside the STR91xFA device.

The secondary Flash memory is sectorized as shown in [Table 4](#) according to device type.

Both the primary Flash memory and the secondary Flash memory can be programmed with code and/or data using the JTAG In-System Programming (ISP) channel, totally independent of the CPU. This is excellent for iterative code development and for manufacturing.

Table 6. VIC IRQ channels (continued)

IRQ channel hardware priority	VIC input channel	Logic block	Interrupt source
25	VIC1.9	Wake-Up (all)	Logic OR of all 32 inputs of Wake-Up unit (30 pins, RTC, and USB Resume)
26	VIC1.10	Wake-up Group 0	Logic OR of 8 interrupt sources: RTC, USB Resume, pins P3.2 to P3.7
27	VIC1.11	Wake-up Group 1	Logic OR of 8 interrupts from pins P5.0 to P5.7
28	VIC1.12	Wake-up Group 2	Logic OR of 8 interrupts from pins P6.0 to P6.7
29	VIC1.13	Wake-up Group 3	Logic OR of 8 interrupts from pins P7.0 to P7.7
30	VIC1.14	USB	USB Bus Resume Wake-up (also input to wake-up unit)
31 (low priority)	VIC1.15	PFQ-BC	Special use of interrupts from Prefetch Queue and Branch Cache

### 3.10 Clock control unit (CCU)

The CCU generates a master clock of frequency  $f_{MSTR}$ . From this master clock the CCU also generates individually scaled and gated clock sources to each of the following functional blocks within the STR91xFA.

- CPU,  $f_{CPUCLK}$
- Advanced High-performance Bus (AHB),  $f_{HCLK}$
- Advanced Peripheral Bus (APB),  $f_{PCLK}$
- Flash Memory Interface (FMI),  $f_{FMICLK}$
- External Memory Interface (EMI),  $f_{BCLK}$
- UART Baud Rate Generators,  $f_{BAUD}$
- USB,  $f_{USB}$

#### 3.10.1 Master clock sources

The master clock in the CCU ( $f_{MSTR}$ ) is derived from one of three clock input sources. Under firmware control, the CPU can switch between the three CCU inputs without introducing any glitches on the master clock output. Inputs to the CCU are:

- Main Oscillator ( $f_{OSC}$ ). The source for the main oscillator input is a 4 to 25 MHz external crystal connected to STR91xFA pins X1\_CPU and X2\_CPU, or an external oscillator device connected to pin X1\_CPU.
- PLL ( $f_{PLL}$ ). The PLL takes the 4 to 25 MHz oscillator clock as input and generates a master clock output up to 96 MHz (programmable). By default, at power-up the master clock is sourced from the main oscillator until the PLL is ready (locked) and then the CPU may switch to the PLL source under firmware control. The CPU can switch back to the main oscillator source at any time and turn off the PLL for low-power operation. The PLL is always turned off in Sleep mode.
- RTC ( $f_{RTC}$ ). A 32.768 kHz external crystal can be connected to pins X1\_RTC and X2\_RTC, or an external oscillator connected to pin X1\_RTC to constantly run the real-time clock unit. This 32.768 kHz clock source can also be used as an input to the CCU to run the CPU in slow clock mode for reduced power.

### 3.10.5 Flash memory interface clock (FMICLK)

The FMICLK clock is an internal clock derived from RCLK, defaulting to RCLK frequency at power up. The clock can be optionally divided by 2. The FMICLK determines the bus bandwidth between the ARM core and the Flash memory. Typically, codes in the Flash memory can be fetched one word per FMICLK clock in burst mode. The maximum FMICLK frequency is 96 MHz.

### 3.10.6 UART and SSP clock (BRCLK)

BRCLK is an internal clock derived from  $f_{MSTR}$  that is used to drive the two SSP peripherals and to generate the Baud rate for the three on-chip UART peripherals. The frequency can be optionally divided by 2.

### 3.10.7 External memory interface bus clock (BCLK)

The BCLK is an internal clock that controls the EMI bus. All EMI bus signals are synchronized to the BCLK. The BCLK is derived from the HCLK and the frequency can be configured to be the same or half that of the HCLK. Refer to [Table 17 on page 66](#) for the maximum BCLK frequency ( $f_{BCLK}$ ). The BCLK clock is available on the LFBGA package as an output pin.

### 3.10.8 USB interface clock

Special consideration regarding the USB interface: The clock to the USB interface must operate at 48 MHz and comes from one of three sources, selected under firmware control:

- CCU master clock output of 48 MHz.
- CCU master clock output of 96 MHz. An optional divided-by-two circuit is available to produce 48 MHz for the USB while the CPU system runs at 96MHz.
- STR91xFA pin P2.7. An external 48 MHz oscillator connected to pin P2.7 can directly source the USB while the CCU master clock can run at some frequency other than 48 or 96 MHz.

### 3.10.9 Ethernet MAC clock

Special consideration regarding the Ethernet MAC: The external Ethernet PHY interface device requires it's own 25 MHz clock source. This clock can come from one of two sources:

- A 25 MHz clock signal coming from a dedicated output pin (P5.2) of the STR91xFA. In this case, the STR91xFA must use a 25 MHz signal on its main oscillator input in order to pass this 25 MHz clock back out to the PHY device through pin P5.2. The advantage here is that an inexpensive 25 MHz crystal may be used to source a clock to both the STR91xFA and the external PHY device.
- An external 25 MHz oscillator connected directly to the external PHY interface device. In this case, the STR91xFA can operate independent of 25 MHz.

### 3.10.10 External RTC calibration clock

The RTC\_CLK can be enabled as an output on the JRTCK pin. The RTC\_CLK is used for RTC oscillator calibration. The RTC\_CLK is active in Sleep mode and can be used as a system wake up control clock.

### 3.11.2 Idle mode

In this mode the CPU suspends code execution and the CPU and FMI clocks are turned off immediately after firmware sets the Idle Bit. Various peripherals continue to run based on the settings of the mask registers that exist just prior to entering Idle Mode. There are 3 ways to exit Idle Mode and return to Run Mode:

- Any reset (external reset pin, watchdog, low-voltage, power-up, JTAG debug command)
- Any interrupt (external, internal peripheral, RTC alarm or interval)
- Input from wake-up unit on GPIO pins

*Note:* It is possible to remain in Idle Mode for the majority of the time and the RTC can be programmed to periodically wake up to perform a brief task or check status.

### 3.11.3 Sleep mode

In this mode all clock circuits except the RTC are turned off and main oscillator input pins X1\_CPU and X2\_CPU are disabled. The RTC clock is required for the CPU to exit Sleep Mode. The entire chip is quiescent (except for RTC and wake-up circuitry). There are three means to exit Sleep Mode and re-start the system:

- Some resets (external reset pin, low-voltage, power-up, JTAG debug command)
- RTC alarm
- Input from wake-up unit

## 3.12 Voltage supplies

The STR91xFA requires two separate operating voltage supplies. The CPU and memories operate from a 1.65V to 2.0V on the VDD pins, and the I/O ring operates at 2.7V to 3.6V on the VDDQ pins.

In Standby mode, both VDD and VDDQ must be shut down. Otherwise the specified maximum power consumption for Standby mode ( $I_{RTC\_STBY}$  and  $I_{SRAM\_STBY}$ ) may be exceeded. Leakage may occur if only one of the voltage supplies is off.

### 3.12.1 Independent A/D converter supply and reference voltage

The ADC unit on 128-pin and 144-ball packages has an isolated analog voltage supply input at pin AVDD to accept a very clean voltage source, independent of the digital voltage supplies. Additionally, an isolated analog supply ground connection is provided on pin AVSS only on 128-pin and 144-ball packages for further ADC supply isolation. On 80-pin packages, the analog voltage supply is shared with the ADC reference voltage pin (as described next), and the analog ground is shared with the digital ground at a single point in the STR91xFA device on pin AVSS\_VSSQ.

A separate external analog reference voltage input for the ADC unit is available on 128-pin and 144-ball packages at the AVREF pin for better accuracy on low voltage inputs. For 80-pin packages, the ADC reference voltage is tied internally to the ADC unit supply voltage at pin AVREF\_AVDD, meaning the ADC reference voltage is fixed to the ADC unit supply voltage.


See [Table 11: Operating conditions](#), for restrictions to the relative voltage levels of VDDQ, AVDD, AVREF, and AVREF\_AVDD.

three TAPs are daisy-chained, only one TAP will converse on the JTAG bus at any given time while the other two TAPs are in BYPASS mode. The TAP positioning order within this JTAG chain is the boundary scan TAP first, followed by the ARM debug TAP, followed by the Flash TAP. All three TAP controllers are reset simultaneously by one of two methods:

- A chip-level global reset, caused only by a Power-On-Reset (POR) or a Low Voltage Detect (LVD).
- A reset command issued by the external JTAG test equipment. This can be the assertion of the JTAG JTRSTn input pin on the STR91xFA or a JTAG reset command shifted into the STR91xFA serially.

This means that chip-level system resets from watchdog time-out or the assertion of RESET\_INn pin do not affect the operation of any JTAG TAP controller. Only global resets effect the TAPs.

Figure 3. JTAG chaining inside the STR91xFA



### 3.15.1 In-system-programming

The JTAG interface is used to program or erase all memory areas of the STR91xFA device. The pin RESET\_INn must be asserted during ISP to prevent the CPU from fetching invalid instructions while the Flash memories are being programmed.

Note that the 32 bytes of OTP memory locations cannot be erased by any means once programmed by JTAG ISP or the CPU.

### 3.15.2 Boundary scan

Standard JTAG boundary scan testing compliant with IEEE-1149.1 is available on the majority of pins of the STR91xFA for circuit board test during manufacture of the end product. STR91xFA pins that are not serviced by boundary scan are the following:

- JTAG pins JTCK, JTMS, JTDI, JTDO, JTRSTn, JRTCK
- Oscillator input pins X1\_CPU, X2\_CPU, X1\_RTC, X2\_RTC
- Tamper detect input pin TAMPER\_IN (128-pin and 144-pin packages only)

### 3.15.3 CPU debug

The ARM966E-S CPU core has standard ARM EmbeddedICE-RT logic, allowing the STR91xFA to be debugged through the JTAG interface. This provides advanced debugging features making it easier to develop application firmware, operating systems, and the hardware itself. Debugging requires that an external host computer, running debug software, is connected to the STR91xFA target system via hardware which converts the stream of debug data and commands from the host system's protocol (USB, Ethernet, etc.) to the JTAG EmbeddedICE-RT protocol on the STR91xFA. These protocol converters are commercially available and operate with debugging software tools.

The CPU may be forced into a Debug State by a breakpoint (code fetch), a watchpoint (data access), or an external debug request over the JTAG channel, at which time the CPU core and memory system are effectively stopped and isolated from the rest of the system. This is known as Halt Mode and allows the internal state of the CPU core, memory, and peripherals to be examined and manipulated. Typical debug functions are supported such as run, halt, and single-step. The EmbeddedICE-RT logic supports two hardware compare units. Each can be configured to be either a watchpoint or a breakpoint. Breakpoints can also be data-dependent.

Debugging (with some limitations) may also occur through the JTAG interface while the CPU is running full speed, known as Monitor Mode. In this case, a breakpoint or watchpoint will not force a Debug State and halt the CPU, but instead will cause an exception which can be tracked by the external host computer running monitor software. Data can be sent and received over the JTAG channel without affecting normal instruction execution. Time critical code, such as Interrupt Service Routines may be debugged real-time using Monitor Mode.

### 3.15.4 JTAG security bit

This is a non-volatile bit (Flash memory based), which when set will not allow the JTAG debugger or JTAG programmer to read the Flash memory contents.

Using JTAG ISP, this bit is typically programmed during manufacture of the end product to prevent unwanted future access to firmware intellectual property. The JTAG Security Bit can be cleared only by a JTAG "Full Chip Erase" command, making the STR91xFA device blank (except for programmed OTP bytes), and ready for programming again. The CPU can read the status of the JTAG Security Bit, but it may not change the bit value.

EMI\_BWR\_WRLn is the data write strobe, and the output on pin EMI\_RDn is the data read strobe.

- **8-bit non-multiplexed data mode** (*Figure 6*): Eight bits of data are on port 8, while 16 bits of address are output on ports 7 and 9. The output signal on pin EMI\_BWR\_BWLn is the data write strobe and the output on pin EMI\_RDn is the data read strobe.
- **Burst Mode Support (LFBGA package only)**: The EMI bus supports synchronized burst read and write bus cycle in multiplexed and non-multiplexed mode. The additional EMI signals in the LFBGA package that support the burst mode are:
  - EMI\_BCLK -the bus clock output. The EMI\_BCLK has the same frequency or half of that of the HCLK and can be disabled by the user
  - EMI\_WAITn - the not ready or wait input signal for synchronous access
  - EMI\_BAA n - burst address advance or burst enable signal
  - EMI\_WEn - write enable signal
  - EMI\_UBn, EMI\_LBn - upper byte and lower byte enable signals. These two signals share the same pins as the EMI\_WRLn and EMI\_WRHn and are user configurable through the EMI register.

By defining the bus parameters such as burst length, burst type, read and write timings in the EMI control registers, the EMI bus is able to interface to standard burst memory devices. The burst timing specification and waveform will be provided in the next data sheet release

Table 8. Device pin description (continued)

Package			Pin name	Signal type	Default pin function	Default input function	Alternate functions			
LQFP80	LQFP128	LFBGA144					Alternate input 1	Alternate output 1	Alternate output 2	Alternate output 3
12	18	F6	P5.1	I/O	GPIO_5.1, GP Input, HiZ	EXINT9, External Intr	UART0_RxD, UART rcv data	GPIO_5.1, GP Output	CAN_TX, CAN Tx data	UART2_TX, UART xmit data
17	25	K1	PHYCLK_P5.2	I/O	GPIO_5.2, GP Input, HiZ	EXINT10, External Intr	UART2_RxD, UART rcv data	GPIO_5.2, GP Output	MII_PHYCLK, 25Mhz to PHY	TIM3_OCMP1, Out comp/PWM
18	27	H2	P5.3	I/O	GPIO_5.3, GP Input, HiZ	EXINT11, External Intr	ETM_EXTRIG, ETM ext. trigger	GPIO_5.3, GP Output	MII_TX_EN, MAC xmit enbl	TIM2_OCMP1, Out comp/PWM
44	70	J12	P5.4	I/O	GPIO_5.4, GP Input, HiZ	EXINT12, External Intr	SSP0_SCLK, SSP slv clk in	GPIO_5.4, GP Output	SSP0_SCLK, SSP mstr clk out	EMI_CS0n, EMI Chip Select
47	77	H11	P5.5	I/O	GPIO_5.5, GP Input, HiZ	EXINT13, External Intr	SSP0_MOSI, SSP slv dat in	GPIO_5.5, GP Output	SSP0_MOSI, SSP mstr dat out	EMI_CS1n, EMI Chip Select
48	79	H9	P5.6	I/O	GPIO_5.6, GP Input, HiZ	EXINT14, External Intr	SSP0_MISO, SSP mstr dat in	GPIO_5.6, GP Output	SSP0_MISO, SSP slv data out	EMI_CS2n, EMI Chip Select
49	80	G12	P5.7	I/O	GPIO_5.7, GP Input, HiZ	EXINT15, External Intr	SSP0_NSS, SSP slv select in	GPIO_5.7, GP Output	SSP0_NSS, SSP mstr sel out	EMI_CS3n, EMI Chip Select
19	29	H4	P6.0	I/O	GPIO_6.0, GP Input, HiZ	EXINT16, External Intr	TIM0_ICAP1, Input Capture	GPIO_6.0, GP Output	TIM0_OCMP1, Out comp/PWM	MC_UH, IMC phase U hi
20	31	J3	P6.1	I/O	GPIO_6.1, GP Input, HiZ	EXINT17, External Intr	TIM0_ICAP2, Input Capture	GPIO_6.1, GP Output	TIM0_OCMP2, Out comp	MC_UL, IMC phase U lo
13	19	G2	P6.2	I/O	GPIO_6.2, GP Input, HiZ	EXINT18, External Intr	TIM1_ICAP1, Input Capture	GPIO_6.2, GP Output	TIM1_OCMP1, Out comp/PWM	MC_VH, IMC phase V hi
14	20	G3	P6.3	I/O	GPIO_6.3, GP Input, HiZ	EXINT19, External Intr	TIM1_ICAP2, Input Capture	GPIO_6.3, GP Output	TIM1_OCMP2, Out comp	MC_VL, IMC phase V lo
52	83	G8	P6.4	I/O	GPIO_6.4, GP Input, HiZ	EXINT20, External Intr	TIM2_ICAP1, Input Capture	GPIO_6.4, GP Output	TIM2_OCMP1, Out comp/PWM	MC_WH, IMC phase W hi
53	84	G7	P6.5	I/O	GPIO_6.5, GP Input, HiZ	EXINT21, External Intr	TIM2_ICAP2, Input Capture	GPIO_6.5, GP Output	TIM2_OCMP2, Out comp	MC_WL, IMC phase W lo
57	92	E9	P6.6	I/O	GPIO_6.6, GP Input, HiZ	EXINT22_TRIG, Ext Intr & Tach	UART0_RxD, UART rcv data	GPIO_6.6, GP Output	TIM3_OCMP1, Out comp/PWM	ETM_TRCLK, ETM trace clock
58	93	D12	P6.7	I/O	GPIO_6.7, GP Input, HiZ	EXINT23_STOP, Ext Intr & Estop	ETM_EXTRIG, ETM ext. trigger	GPIO_6.7, GP Output	TIM3_OCMP2, Out comp	UART0_TX, UART xmit data
-	5	D1	P7.0	I/O	GPIO_7.0, GP Input, HiZ	EXINT24, External Intr	TIM0_ICAP1, Input Capture	GPIO_7.0, GP Output	8b) EMI_A0, 16b) EMI_A16	ETM_PCK0, ETM Packet
-	6	D2	P7.1	I/O	GPIO_7.1, GP Input, HiZ	EXINT25, External Intr	TIM0_ICAP2, Input Capture	GPIO_7.1, GP Output	8b) EMI_A1, 16b) EMI_A17	ETM_PCK1, ETM Packet
-	7	B1	P7.2	I/O	GPIO_7.2, GP Input, HiZ	EXINT26, External Intr	TIM2_ICAP1, Input Capture	GPIO_7.2, GP Output	8b) EMI_A2, 16b) EMI_A18	ETM_PCK2, ETM Packet
-	13	F1	P7.3	I/O	GPIO_7.3, GP Input, HiZ	EXINT27, External Intr	TIM2_ICAP2, Input Capture	GPIO_7.3, GP Output	8b) EMI_A3, 16b) EMI_A19	ETM_PCK3, ETM Packet
-	14	G1	P7.4	I/O	GPIO_7.4, GP Input, HiZ	EXINT28, External Intr	UART0_RxD, UART rcv data	GPIO_7.4, GP Output	8b) EMI_A4, 16b) EMI_A20	EMI_CS3n, EMI Chip Select
-	15	E5	P7.5	I/O	GPIO_7.5, GP Input, HiZ	EXINT29, External Intr	ETM_EXTRIG, ETM ext. trigger	GPIO_7.5, GP Output	8b) EMI_A5, 16b) EMI_A21	EMI_CS2n, EMI Chip Select

## 6 Memory mapping

The ARM966E-S CPU addresses a single linear address space of 4 giga-bytes ( $2^{32}$ ) from address 0x0000.0000 to 0xFFFF.FFFF as shown in *Figure 9*. Upon reset the CPU boots from address 0x0000.0000, which is chip-select zero at address zero in the Flash Memory Interface (FMI).

The Instruction TCM and Data TCM enable high-speed CPU operation without incurring any performance or power penalties associated with accessing the system buses (AHB and APB). I-TCM and D-TCM address ranges are shown at the bottom of the memory map in *Figure 9*.

### 6.1 Buffered and non-buffered writes

The CPU makes use of write buffers on the AHB and the D-TCM to decouple the CPU from any wait states associated with a write operation. The user may choose to use write with buffers on the AHB by setting bit 3 in control register CP15 and selecting the appropriate AHB address range when writing. By default at reset, buffered writes are disabled (bit 3 of CP15 is clear) and all AHB writes are non-buffered until enabled. *Figure 9* shows that most addressable items on the AHB are aliased at two address ranges, one for buffered writes and another for non-buffered writes. A buffered write will allow the CPU to continue program execution while the write-back is performed through a FIFO to the final destination on the AHB. If the FIFO is full, the CPU is stalled until FIFO space is available. A non-buffered write will impose an immediate delay to the CPU, but results in a direct write to the final AHB destination, ensuring data coherency. Read operations from AHB locations are always direct and never buffered.

### 6.2 System (AHB) and peripheral (APB) buses

The CPU will access SRAM, higher-speed peripherals (USB, Ethernet, Programmable DMA), and the external bus (EMI) on the AHB at their respective base addresses indicated in *Figure 9*. Lower-speed peripherals reside on the APB and are accessed using two separate AHB-to-APB bridge units (APB0 and APB1). These bridge units are essentially address windows connecting the AHB to the APB. To access an individual APB peripheral, the CPU will place an address on the AHB bus equal to the base address of the appropriate bridge unit APB0 or APB1, plus the offset of the particular peripheral, plus the offset of the individual data location within the peripheral. *Figure 9* shows the base addresses of bridge units APB0 and APB1, and also the base address of each APB peripheral. Please consult the STR91xFA Reference manual for the address of data locations within each individual peripheral.

## 7.4 RESET\_INn and power-on-reset characteristics

$V_{DDQ} = 2.7 - 3.6V$ ,  $V_{DD} = 1.65 - 2V$ ,  $T_A = -40 / 85\text{ }^\circ\text{C}$  unless otherwise specified.

**Table 13. RESET\_INn and power-on-reset characteristics**

Symbol	Parameter	Test conditions	Value			Unit
			Min <sup>(1)</sup>	Typ	Max	
$t_{RINMIN}$	RESET_INn Valid Active Low		100			ns
$t_{POR}$	Power-On-Reset Condition duration	$V_{DDQ}, V_{DD}$ ramp time is less than 10ms: 0V to $V_{DD}$	10			ms
$t_{RSO}$	RESET_OUT Duration (Watchdog reset)		one PCLK			ns

1. Data based on bench measurements, not tested in production.

## 7.5 LVD electrical characteristics

$V_{DDQ} = 2.7 - 3.6V$ ,  $V_{DD} = 1.65 - 2V$ ,  $T_A = -40 / 85\text{ }^\circ\text{C}$  unless otherwise specified.

**Table 14. LVD electrical characteristics**


Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
$V_{DD\_LVD+}$ (1.8V)	LVD threshold during $V_{DD}$ rise		1.43	1.50	1.58	V
$V_{DD\_LVD-}$ (1.8V)	LVD threshold during $V_{DD}$ fall		1.33	1.40	1.47	V
$V_{DD\_BRN}$ (1.8V)	$V_{DD}$ brown out warning threshold			1.65		V
$V_{DDQ\_LVD+}$ (3.0V)	LVD threshold during $V_{DDQ}$ rise	(1)(2)	2.32	2.45	2.57	V
$V_{DDQ\_LVD-}$ (3.0V)	LVD threshold during $V_{DDQ}$ fall	(1)(2)	2.23	2.35	2.46	
$V_{DDQ\_BRN}$ (3.0V)	$V_{DDQ}$ brown out warning threshold	(1)(2)		2.65		V
$V_{DDQ\_LVD+}$ (3.3V)	LVD threshold during $V_{DDQ}$ rise	(2)(3)	2.61	2.75	2.89	V
$V_{DDQ\_LVD-}$ (3.3V)	LVD threshold during $V_{DDQ}$ fall	(2)(3)	2.52	2.65	2.78	
$V_{DDQ\_BRN}$ (3.3V)	$V_{DDQ}$ brown out warning threshold	(2)(3)		2.95		V

1. For  $V_{DDQ}$  I/O voltage operating at 2.7 - 3.3V.

2. Selection of  $V_{DDQ}$  operation range is made using configuration software from ST, or IDE from 3rd parties. The default condition is  $V_{DDQ}=2.7V - 3.3V$ .

3. For  $V_{DDQ}$  I/O voltage operating at 3.0 - 3.6V.

Figure 16. Typical application with an external clock source



### 7.7.3 RTC clock generated from a crystal/ceramic resonator

The RTC (Real-Time Clock) can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results obtained with typical external components specified in [Table 20](#) & [Table 21](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

*Note:* For CL1 and CL2 it is recommended to use high-quality ceramic capacitors in the 5 pF to 16 pF range, selected to match the requirements of the crystal or resonator. CL1 and CL2, are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of CL1 and CL2.

Load capacitance CL has the following formula:

$$CL = CL1 \times CL2 / (CL1 + CL2) + C_{stray}$$

where C<sub>stray</sub> is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

**Caution:** Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of CL = 6 pF, and C<sub>stray</sub> = 2 pF, then CL1 = CL2 = 8 pF.

Conditions: V<sub>DDQ</sub> = 2.7 - 3.6 V, V<sub>DD</sub> = 1.65 - 2 V, T<sub>A</sub> = -40 / 85 °C unless otherwise specified.

Table 20. RTC oscillator electrical characteristics

Symbol	Parameter	Test conditions	Value			Unit
			Min	Typ	Max	
R <sub>F</sub>	External feedback resistor			22		MΩ
V <sub>START(RTC)</sub>	Oscillator start voltage		V <sub>DD_LVD+</sub> <sup>(1)</sup>			V
g <sub>M</sub>	Oscillator transconductance <sup>(2)</sup>	Start-up	1.8			μA/Volts
t <sub>STUP(RTC)</sub>	Oscillator Start-up Time <sup>(2)</sup>	V <sub>DD</sub> stable			1	S

1. Refer to [Table 14](#) for min. value of V<sub>DD\_LVD+</sub>

2. Data based on bench measurements, not tested in production.

## 7.9 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

### 7.9.1 Functional EMS (electro magnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- **ESD:** Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- **FTB:** A Burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$ ,  $V_{DDQ}$  and  $V_{SS}$  through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

**Table 27. EMS data**

Symbol	Parameter	Conditions	Severity/ Criteria <sup>(1)</sup>	Unit
$V_{FESD}$	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 1.8\text{ V}$ , $V_{DDQ} = 3.3\text{ V}$ , $T_A = +25\text{ °C}$ , $f_{OSC}/f_{CPUCLK} = 4\text{ MHz}/96\text{ MHz PLL}$	1B	kV
$V_{FFTB}$	Fast transient voltage burst limits to be applied through 100pF on $V_{DD}$ and $V_{DDQ}$ pins to induce a functional disturbance	$V_{DD}=1.8\text{ V}$ , $V_{DDQ} = 3.3\text{ V}$ , $T_A = +25\text{ °C}$ , $f_{OSC}/f_{CPUCLK} = 4\text{ MHz}/96\text{ MHz PLL}$ conforms to IEC 1000-4-4	4A	

1. Data based on characterization results, not tested in production.

## Sync burst read

Figure 24. Sync burst read diagram




Table 39. Sync burst read times

Symbol	Parameter	Value	
		Min	Max
$t_{D1BAA}$	BAA $t_{D1}$	0 ns	2 ns
$t_{D2BAA}$	BAA $t_{D2}$	0.5 ns	2.5 ns
$t_{D1ALE}$	ALE $t_{D1}$	1 ns	3.5 ns
$t_{D2ALE}$	ALE $t_{D2}$	$(t_{BCLK}/2)+0.5$ ns	$(t_{BCLK}/2)+3$ ns
$t_{D1RD}$	RD $t_{D1}$	0	2 ns
$t_{D2RD}$	RD $t_{D2}$	0.5 ns	2.5 ns
$t_{D1A}$	Address $t_{D1}$	2 ns	4 ns
$t_{D2A}$	Address $t_{D2}$	2.5 ns	3.5 ns
$t_{D1CS}$	CS $t_{D1}$	0.5 ns	3 ns
$t_{D2CS}$	CS $t_{D2}$	1 ns	3.5 ns
$t_{WS}$	WAIT set up time	1 ns	4 ns
$t_{DS}$	Data setup time	4.5 ns	-
$t_{DH}$	Data hold time	0	-

Figure 31. SPI slave timing diagram with CPHA = 1




Figure 32. SPI master timing diagram




Table 48. ADC conversion time (silicon Rev G)

Symbol	Parameter <sup>(1) (2)</sup>	Test conditions	Value			Unit
			Min	Typ	Max	
t <sub>CONV(S)</sub>	Single mode conversion time		2*16/f <sub>ADC</sub>		3*16/f <sub>ADC</sub>	μs
		f <sub>ADC</sub> = 24 MHz	1.33		2	
TR(S)	Single mode throughput rate <sup>(3)</sup>	f <sub>ADC</sub> = 24 MHz			500	ksps
t <sub>CONV(C)</sub>	Continuous mode conversion time <sup>(4)</sup>			1*16/f <sub>ADC</sub>		μs
		f <sub>ADC</sub> = 24 MHz		0.66		μs
TR(C)	Continuous mode throughput rate	f <sub>ADC</sub> = 24 MHz		1500		ksps

1. Guaranteed by design, not tested in production.
2. Parameters in this table apply to devices with silicon Rev G. Refer to [Table 5](#) for device rev identification in OTP memory and to [Section 8: Device marking](#).
3. Value obtained on conversions started by trigger in single mode
4. All successive conversions in continuous and scan modes.

Table 49. ADC conversion time (silicon Rev H and higher)

Symbol	Parameter <sup>(1) (2)</sup>	Test conditions	Value			Unit
			Min	Typ	Max	
t <sub>CONV(S)</sub>	Single mode conversion time		1*16/f <sub>ADC</sub>		2*16/f <sub>ADC</sub>	μs
		f <sub>ADC</sub> = 24 MHz	0.66		1.33	
TR(S)	Single mode throughput rate <sup>(3)</sup>	f <sub>ADC</sub> = 24 MHz			750	ksps
t <sub>CONV(C)</sub>	Continuous mode conversion time <sup>(4)</sup>			1*16/f <sub>ADC</sub>		μs
		f <sub>ADC</sub> = 24 MHz		0.66		μs
TR(C)	Continuous mode throughput rate	f <sub>ADC</sub> = 24 MHz		1500		ksps
t <sub>CONV(FT)</sub>	Fast trigger mode conversion time <sup>(5)</sup>			1*16/f <sub>ADC</sub>		μs
		f <sub>ADC</sub> = 24 MHz		0.66		μs
TR(FT)	Fast trigger mode throughput rate <sup>(6)</sup>	f <sub>ADC</sub> = 24 MHz	100		1200	ksps

1. Guaranteed by design, not tested in production.
2. Parameters in this table apply to devices with silicon Rev H and higher. Refer to [Table 5](#) for device rev identification in OTP memory and to [Section 8: Device marking](#).
3. Value obtained from conversions started by trigger in single mode
4. All successive conversions in continuous and scan modes.
5. Conversion started by trigger when automatic clock gated mode enabled. Fast trigger mode is available only in devices with silicon Rev H and higher.
6. Value obtained from conversions started by fast trigger in single mode