



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM9®
Core Size	16/32-Bit
Speed	96MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	80
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 2V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LFBGA
Supplier Device Package	·
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/str912faz44h6t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Desc	ription								
2	Devi	ce sumi	mary							
3	Func	Functional overview								
	3.1	System	n-in-a-package (SiP) 12							
	3.2	Packag	Package choice							
	3.3	ARM96	66E-S CPU core							
	3.4	lash memory interface								
		3.4.1	Pre-fetch queue (PFQ)							
		3.4.2	Branch cache (BC)							
		3.4.3	Management of literals							
	3.5	SRAM	(64 Kbytes or 96 Kbytes) 15							
		3.5.1	Arbitration							
		3.5.2	Battery backup							
	3.6	DMA d	ata movement							
	3.7	Non-vo	latile memories							
		3.7.1	Primary Flash memory							
		3.7.2	Secondary Flash memory16							
	3.8	One-tin	ne-programmable (OTP) memory 17							
		3.8.1	Product ID and revision level							
	3.9	Vectore	ed interrupt controller (VIC) 18							
		3.9.1	FIQ handling							
		3.9.2	IRQ handling							
		3.9.3	Interrupt sources							
	3.10	Clock o	control unit (CCU)							
		3.10.1	Master clock sources							
		3.10.2	Reference clock (RCLK)							
		3.10.3	AHB clock (HCLK)							
		3.10.4	APB clock (PCLK)							
		3.10.5	Flash memory interface clock (FMICLK)							
		3.10.6	UART and SSP clock (BRCLK)							
		3.10.7	External memory interface bus clock (BCLK)							



	3.10.8	USB interface clock	22
	3.10.9	Ethernet MAC clock	22
	3.10.10	External RTC calibration clock	22
	3.10.11	Operation example	23
3.11	Flexible	e power management	23
	3.11.1	Run mode	23
	3.11.2	Idle mode	24
	3.11.3	Sleep mode	24
3.12	Voltage	e supplies	24
	3.12.1	Independent A/D converter supply and reference voltage	24
	3.12.2	Battery supply	25
3.13	System	n supervisor	25
	3.13.1	Supply voltage brownout	25
	3.13.2	Supply voltage dropout	26
	3.13.3	Watchdog timer	26
	3.13.4	External RESET_INn pin	26
	3.13.5	Power-up	26
	3.13.6	JTAG debug command	26
	3.13.7	Tamper detection	27
3.14	Real-tir	me clock (RTC)	27
3.15	JTAG ir	nterface	27
	3.15.1	In-system-programming	28
	3.15.2	Boundary scan	29
	3.15.3	CPU debug	29
	3.15.4	JTAG security bit	29
3.16	Embed	lded trace module (ARM ETM9, v. r2p2)	30
3.17	Etherne	et MAC interface with DMA	30
3.18	USB 2.	0 slave device interface with DMA	31
	3.18.1	Packet buffer interface (PBI)	32
	3.18.2	DMA	32
	3.18.3	Suspend mode	32
3.19	CAN 2.	.0B interface	32
3.20	UART i	interfaces with DMA	33
	3.20.1	DMA	33
3.21	I2C inte	erfaces	33
3.22	SSP int	terfaces (SPI, SSI, and MICROWIRE) with DMA	34



List of figures

Figure 1.	STR91xFA block diagram	14
Figure 2.	Clock control	21
Figure 3.	JTAG chaining inside the STR91xFA	28
Figure 4.	EMI 16-bit multiplexed connection example	40
Figure 5.	EMI 8-bit multiplexed connection example	40
Figure 6.	EMI 8-bit non-multiplexed connection example	41
Figure 7.	STR91xFAM 80-pin package pinout	43
Figure 8.	STR91xFAW 128-pin package pinout	44
Figure 9.	STR91xFA memory map	57
Figure 10.	Pin loading conditions	58
Figure 11.	Pin input voltage	59
Figure 12.	LVD reset delay case 1	63
Figure 13.	LVD reset delay case 2	63
Figure 14.	LVD reset delay case 3.	63
Figure 15.	Sleep mode current vs temperature with LVD on	65
Figure 16.	Typical application with an external clock source	68
Figure 17.	Typical application with a 32.768 kHz crystal	69
Figure 18.	Non-mux write timings	76
Figure 19.	Non-mux bus read timings	77
Figure 20.	Mux write diagram	78
Figure 21.	Mux read diagram	79
Figure 22.	Page mode read diagram	80
Figure 23.	Sync burst write diagram	81
Figure 24.	Sync burst read diagram.	83
Figure 25.	MII_RX_CLK and MII_TX_CLK timing diagram	84
Figure 26.	MDC timing diagram	84
Figure 27.	Ethernet MII management timing diagram	85
Figure 28.	Ethernet MII transmit timing diagram	85
Figure 29.	Ethernet MII receive timing diagram	86
Figure 30.	SPI slave timing diagram with CPHA = 0	88
Figure 31.	SPI slave timing diagram with CPHA = 1	89
Figure 32.	SPI master timing diagram	89
Figure 33.	ADC conversion characteristics	92
Figure 34.	Device marking for revision G LQFP80 and LQFP128 packages	93
Figure 35.	Device marking for revision G LFBGA144 packages	93
Figure 36.	Device marking for revision H LQFP80 and LQFP128 packages	93
Figure 37.	Device marking for revision H LFBGA144 packages	93
Figure 38.	Device marking for revision A LQFP80 and LQFP128 packages	94
Figure 39.	Device marking for revision A LFBGA144 packages	94
Figure 40.	LQFP80 12 x 12 mm 80 pin low-profile quad flat package outline	95
Figure 41.	LQFP80 - 80 pin, 12 x 12 mm low-profile quad flat package footprint	96
Figure 42.	LQFP80 package top view	97
Figure 43.	LQFP128 14 x 14 mm 128 pin low-profile quad flat package outline	98
Figure 44.	LQFP128 package top view	100
Figure 45.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package outline	101
Figure 46.	LFBGA144 package top view	103
Figure 47.	Recommended PCB design rules (0.80/0.75 mm pitch BGA)	103



2 Device summary

			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
Part number	Flash KB	RAM KB	Major peripherals	Package	
STR910FAM32	256+32	64	CAN, 40 I/Os	LQFP80, 12x12 mm	
STR910FAW32	256+32	64	CAN, EMI, 80 I/Os	LQFP128, 14x14 mm	
STR910FAZ32	256+32	64	CAN, EMI, 80 I/Os	LFBGA144 10 x 10 x 1.7	
STR911FAM42	256+32	96		LQFP80,	
STR911FAM44	512+32	96	03B, CAN, 40 1/05	12x12mm	
STR911FAM46	1024+128	96		LQFP80,	
STR911FAM47	2048+128	96	03B, CAN, 40 1/03	12x12mm	
STR911FAW42	256+32	96	LISB CAN EMI 80 1/Os	LQFP128,	
STR911FAW44	512+32	96	00B, 0AN, EMI, 00 703	14x14mm	
STR911FAW46	1024+128	96	LISB CAN EMI 80 1/Os	LQFP128,	
STR911FAW47	2048+128	96	00B, CAN, EMI, 00 703	14x14mm	
STR912FAW32	256+32	64	Ethernet, USB, CAN, EMI, 80 I/Os	LQFP128	
STR912FAW42	256+32	96	Ethernet, USB, CAN, EMI,		
STR912FAW44	512+32	96	80 I/Os	EQTT 120	
STR912FAW46	1024+128	96	Ethernet, USB, CAN, EMI,		
STR912FAW47	2048+128	96	80 I/Os	EQTT 120	
STR912FAZ42	256+32	96	Ethernet, USB, CAN, EMI,	LFBGA144	
STR912FAZ44	512+32	96	80 I/Os	10 x 10 x 1.7	
STR912FAZ46	1024+128	96	Ethernet, USB, CAN, EMI,	LFBGA144	
STR912FAZ47	2048+128	96	80 I/Os	10 x 10 x 1.7	

Table 2. Device summary



3.10.11 Operation example

As an example of CCU operation, a 25 MHz crystal can be connected to the main oscillator input on pins X1_CPU and X2_CPU, a 32.768 kHz crystal connected to pins X1_RTC and X2_RTC, and the clock input of an external Ethernet PHY device is connected to STR91xFA output pin P5.2. In this case, the CCU can run the CPU at 96 MHz from PLL, the USB interface at 48 MHz, and the Ethernet interface at 25 MHz. The RTC is always running in the background at 32.768 kHz, and the CPU can go to very low power mode dynamically by running from 32.768 kHz and shutting off peripheral clocks and the PLL as needed.

3.11 Flexible power management

The STR91xFA offers configurable and flexible power management control that allows the user to choose the best power option to fit the application. Power consumption can be dynamically managed by firmware and hardware to match the system's requirements. Power management is provided via clock control to the CPU and individual peripherals.

Clocks to the CPU and peripherals can be individually divided and gated off as needed. In addition to individual clock divisors, the CCU master clock source going to the CPU, AHB, APB, EMI, and FMI can be divided dynamically by as much as 1024 for low power operation. Additionally, the CCU may switch its input to the 32.768 kHz RTC clock at any time for low power.

The STR91xFA supports the following three global power control modes:

- Run Mode: All clocks are on with option to gate individual clocks off via clock mask registers.
- Idle Mode: CPU and FMI clocks are off until an interrupt, reset, or wake-up occurs. Pre-configured clock mask registers selectively allow individual peripheral clocks to continue run during Idle Mode.
- Sleep Mode: All clocks off except RTC clock. Wake up unit remains powered, PLL is forced off.

A special mode is used when JTAG debug is active which never gates off any clocks even if the CPU enters Idle or Sleep mode.

3.11.1 Run mode

This is the default mode after any reset occurs. Firmware can gate off or scale any individual clock. Also available is a special Interrupt Mode which allows the CPU to automatically run full speed during an interrupt service and return back to the selected CPU clock divisor rate when the interrupt has been serviced. The advantage here is that the CPU can run at a very low frequency to conserve power until a periodic wake-up event or an asynchronous interrupt occurs at which time the CPU runs full speed immediately.



3.13.7 Tamper detection

On 128-pin and 144-ball STR91xFA devices only, there is a tamper detect input pin, TAMPER_IN, used to detect and record the time of a tamper event on the end product such as malicious opening of an enclosure, unwanted opening of a panel, etc. The activation mode of the tamper pin detects when a signal on the tamper input pin is driven from low-to-high, or high-to-low depending on firmware configuration. Once a tamper event occurs, the RTC time (millisecond resolution) and the date are recorded in the RTC unit. Simultaneously, the SRAM standby voltage source will be cut off to invalidate all SRAM contents. Tamper detection control and status logic are part of the RTC unit.

3.14 Real-time clock (RTC)

The RTC combines the functions of a complete time-of-day clock (millisecond resolution) with an alarm programmable up to one month, a 9999-year calender with leap-year support, periodic interrupt generation from 1 to 512 Hz, tamper detection (described in *Section 3.13.7*), and an optional clock calibration output on the JRTCK pin. The time is in 24 hour mode, and time/calendar values are stored in binary-coded decimal format.

The RTC also provides a self-isolation mode that is automatically activated during power down. This feature allows the RTC to continue operation when V_{DDQ} and V_{DD} are absent, as long as an alternate power source, such as a battery, is connected to the VBATT input pin. The current drawn by the RTC unit on the VBATT pin is very low in this standby mode, I_{RTC_STBY} .

3.15 JTAG interface

An IEEE-1149.1 JTAG interface on the STR91xFA provides In-System-Programming (ISP) of all memory, boundary scan testing of pins, and the capability to debug the CPU.

STR91xFA devices are shipped from ST with blank Flash memories. The CPU can only boot from Flash memory (selection of which Flash bank is programmable). Firmware must be initially programmed through JTAG into one of these Flash memories before the STR91xFA is used.

Six pins are used on this JTAG serial interface. The five signals JTDI, JTDO, JTMS, JTCK, and JTRSTn are all standard JTAG signals complying with the IEEE-1149.1 specification. The sixth signal, JRTCK (Return TCK), is an output from the STR91xFA and it is used to pace the JTCK clock signal coming in from the external JTAG test equipment for debugging. The frequency of the JTCK clock signal coming from the STR91xFA and is input to the at least 10 times less than the ARM966E-S CPU core operating frequency (f_{CPUCLK}). To ensure this, the signal JRTCK is output from the STR91xFA and is input to the external JTAG test equipment to hold off transitions of JTCK until the CPU core is ready, meaning that the JTAG equipment cannot send the next rising edge of JTCK until the equipment must be able to interpret the signal JRTCK and perform this adaptive clocking function. If it is known that the CPU clock will always be at least ten times faster than the incoming JTCK clock signal, then the JRTCK signal is not needed.

The two die inside the STR91xFA (CPU die and Flash memory die) are internally daisychained on the JTAG bus, see *Figure 3 on page 28*. The CPU die has two JTAG Test Access Ports (TAPs), one for boundary scan functions and one for ARM CPU debug. The Flash memory die has one TAP for program/erase of non-volatile memory. Because these



three TAPs are daisy-chained, only one TAP will converse on the JTAG bus at any given time while the other two TAPs are in BYPASS mode. The TAP positioning order within this JTAG chain is the boundary scan TAP first, followed by the ARM debug TAP, followed by the Flash TAP. All three TAP controllers are reset simultaneously by one of two methods:

- A chip-level global reset, caused only by a Power-On-Reset (POR) or a Low Voltage Detect (LVD).
- A reset command issued by the external JTAG test equipment. This can be the assertion of the JTAG JTRSTn input pin on the STR91xFA or a JTAG reset command shifted into the STR91xFA serially.

This means that chip-level system resets from watchdog time-out or the assertion of RESET_INn pin do not affect the operation of any JTAG TAP controller. Only global resets effect the TAPs.



Figure 3. JTAG chaining inside the STR91xFA

3.15.1 In-system-programming

The JTAG interface is used to program or erase all memory areas of the STR91xFA device. The pin RESET_INn must be asserted during ISP to prevent the CPU from fetching invalid instructions while the Flash memories are being programmed.

Note that the 32 bytes of OTP memory locations cannot be erased by any means once programmed by JTAG ISP or the CPU.



3.15.2 Boundary scan

Standard JTAG boundary scan testing compliant with IEEE-1149.1 is available on the majority of pins of the STR91xFA for circuit board test during manufacture of the end product. STR91xFA pins that are not serviced by boundary scan are the following:

- JTAG pins JTCK, JTMS, JTDI, JTDO, JTRSTn, JRTCK
- Oscillator input pins X1_CPU, X2_CPU, X1_RTC, X2_RTC
- Tamper detect input pin TAMPER_IN (128-pin and 144-pin packages only)

3.15.3 CPU debug

The ARM966E-S CPU core has standard ARM EmbeddedICE-RT logic, allowing the STR91xFA to be debugged through the JTAG interface. This provides advanced debugging features making it easier to develop application firmware, operating systems, and the hardware itself. Debugging requires that an external host computer, running debug software, is connected to the STR91xFA target system via hardware which converts the stream of debug data and commands from the host system's protocol (USB, Ethernet, etc.) to the JTAG EmbeddedICE-RT protocol on the STR91xFA. These protocol converters are commercially available and operate with debugging software tools.

The CPU may be forced into a Debug State by a breakpoint (code fetch), a watchpoint (data access), or an external debug request over the JTAG channel, at which time the CPU core and memory system are effectively stopped and isolated from the rest of the system. This is known as Halt Mode and allows the internal state of the CPU core, memory, and peripherals to be examined and manipulated. Typical debug functions are supported such as run, halt, and single-step. The EmbeddedICE-RT logic supports two hardware compare units. Each can be configured to be either a watchpoint or a breakpoint. Breakpoints can also be data-dependent.

Debugging (with some limitations) may also occur through the JTAG interface while the CPU is running full speed, known as Monitor Mode. In this case, a breakpoint or watchpoint will not force a Debug State and halt the CPU, but instead will cause an exception which can be tracked by the external host computer running monitor software. Data can be sent and received over the JTAG channel without affecting normal instruction execution. Time critical code, such as Interrupt Service Routines may be debugged real-time using Monitor Mode.

3.15.4 JTAG security bit

This is a non-volatile bit (Flash memory based), which when set will not allow the JTAG debugger or JTAG programmer to read the Flash memory contents.

Using JTAG ISP, this bit is typically programmed during manufacture of the end product to prevent unwanted future access to firmware intellectual property. The JTAG Security Bit can be cleared only by a JTAG "Full Chip Erase" command, making the STR91xFA device blank (except for programmed OTP bytes), and ready for programming again. The CPU can read the status of the JTAG Security Bit, but it may not change the bit value.



EMI_BWR_WRLn is the data write strobe, and the output on pin EMI_RDn is the data read strobe.

- **8-bit non-multiplexed data mode** (*Figure 6*): Eight bits of data are on port 8, while 16 bits of address are output on ports 7 and 9. The output signal on pin EMI_BWR_BWLn is the data write strobe and the output on pin EMI_RDn is the data read strobe.
- **Burst Mode Support (LFBGA package only):** The EMI bus supports synchronized burst read and write bus cycle in multiplexed and non-multiplexed mode. The additional EMI signals in the LFBGA package that support the burst mode are:
 - EMI_BCLK -the bus clock output. The EMI_BCLK has the same frequency or half of that of the HCLK and can be disabled by the user
 - EMI_WAITn the not ready or wait input signal for synchronous access
 - EMI_BAAn burst address advance or burst enable signal
 - EMI_WEn write enable signal
 - EMI_UBn, EMI_LBn upper byte and lower byte enable signals. These two signals share the same pins as the EMI_WRLn and EMI_WRHn and are user configurable through the EMI register.

By defining the bus parameters such as burst length, burst type, read and write timings in the EMI control registers, the EMI bus is able to interface to standard burst memory devices. The burst timing specification and waveform will be provided in the next data sheet release



5.2 Default pin functions

During and just after reset, all pins on ports 0-9 default to high-impedance input mode until CPU firmware assigns other functions to the pins. This initial input mode routes all pins on ports 0-9 to be read as GPIO inputs as shown in the "Default Pin Function" column of *Table 8*. Simultaneously, certain port pin signals are also routed to other functional inputs as shown in the "Default Input Function" column of *Table 8*, and these pin input functions will remain until CPU firmware makes other assignments. At any time, even after the CPU assigns pins to alternate functions, the CPU may always read the state of any pin on ports 0-9 as a GPIO input. CPU firmware may assign alternate functions to port pins as shown in columns "Alternate Input 1" or "Alternate Output 1, 2, 3" of *Table 8* by writing to control registers at run-time.

5.2.1 General notes on pin usage

- Since there are no internal or programmable pull-up resistors on ports 0-9, it is advised to pull down to ground, or pull up to VDDQ (using max. 47 KΩ resistors), all unused pins on port 0-9. Another solution is to use the GPIO control registers to configure the unused pins on ports 0-9 as output low level. The purpose of this is to reduce noise susceptibility, noise generation, and minimize power consumption
- 2 All pins on ports 0 9 are 5V tolerant
- *3* Pins on ports 0,1,2,4,5,7,8,9 have 4 mA drive and 4mA sink. Ports 3 and 6 have 8 mA drive and 8 mA sink.
- 4 For 8-bit non-muxed EMI operation: Port 8 is eight bits of data, ports 7 and 9 are 16 bits of address.
- 5 For 16-bit muxed EMI operation: Ports 8 and 9 are 16 bits of muxed address and data bits, port 7 is up to eight additional bits of high-order address
- 6 Signal polarity is programmable for interrupt request inputs, EMI_ALE, timer input capture inputs and output compare/PWM outputs, motor control tach and emergency stop inputs, and motor control phase outputs.
- 7 HiZ = High Impedance, V = Voltage Source, G = Ground, I/O = Input/Output
- 8 STR910FA devices do not support USB. On these devices USBDP and USBDN signals are "Not Used" (USBDN is not connected, USBDP must be pulled up by a 1.5K ohm resistor to VDDQ), and all functions named "USB" are not available.
- 9 STR910FA 128-pin and 144-ball devices do not support Ethernet. On these devices PHYCLK and all functions named "MII*" are not available.



					Ia	DIE 0. DEVICE	hill describe			
F	Pack	age		e				Alternate	functions	
LQFP80	LQFP128	LFBGA144	Pin name	Signal typ	Default pin function	Default input function	Alternate input 1	Alternate output 1	Alternate output 2	Alternate output 3
-	67	L11	P0.0	I/O	GPIO_0.0, GP Input, HiZ	MII_TX_CLK, PHY Xmit clock	I2C0_CLKIN, I2C clock in	GPIO_0.0, GP Output	I2C0_CLKOUT, I2C clock out	ETM_PCK0, ETM Packet
-	69	K10	P0.1	I/O	GPIO_0.1, GP Input, HiZ	-	I2C0_DIN, I2C data in	GPIO_0.1, GP Output	I2C0_DOUT, I2C data out	ETM_PCK1, ETM Packet
-	71	J11	P0.2	I/O	GPIO_0.2, GP Input, HiZ	MII_RXD0, PHY Rx data0	I2C1_CLKIN, I2C clock in	GPIO_0.2, GP Output	I2C1_CLKOUT, I2C clock out	ETM_PCK2, ETM Packet
-	76	H12	P0.3	I/O	GPIO_0.3, GP Input, HiZ	MII_RXD1, PHY Rx data	I2C1_DIN, I2C data in	GPIO_0.3, GP Output	I2C1_DOUT, I2C data out	ETM_PCK3, ETM Packet
-	78	H10	P0.4	I/O	GPIO_0.4, GP Input, HiZ	MII_RXD2, PHY Rx data	TIM0_ICAP1, Input Capture	GPIO_0.4, GP Output	EMI_CS0n, EMI Chip Select	ETM_PSTAT0, ETM pipe status
-	85	F11	P0.5	I/O	GPIO_0.5, GP Input, HiZ	MII_RXD3, PHY Rx data	TIM0_ICAP2, Input Capture	GPIO_0.5, GP Output	EMI_CS1n, EMI Chip Select	ETM_PSTAT1, ETM pipe status
-	88	E11	P0.6	I/O	GPIO_0.6, GP Input, HiZ	MII_RX_CLK, PHY Rx clock	TIM2_ICAP1, Input Capture	GPIO_0.6, GP Output	EMI_CS2n, EMI Chip Select	ETM_PSTAT2, ETM pipe status
-	90	B12	P0.7	I/O	GPIO_0.7, GP Input, HiZ	MII_RX_DV, PHY data valid	TIM2_ICAP2, Input Capture	GPIO_0.7, GP Output	EMI_CS3n, EMI Chip Select	ETM_TRSYNC, ETM trace sync
		•	•		•	•				
-	98	B10	P1.0	I/O	GPIO_1.0, GP Input, HiZ	MII_RX_ER, PHY rcv error	ETM_EXTRIG, ETM ext. trigger	GPIO_1.0, GP Output	UART1_TX, UART xmit data	SSP1_SCLK, SSP mstr clk out
-	99	C10	P1.1	I/O	GPIO_1.1, GP Input, HiZ	-	UART1_RX, UART rcv data	GPIO_1.1, GP Output	MII_TXD0, MAC Tx data	SSP1_MOSI, SSP mstr dat out
-	101	В9	P1.2	I/O	GPIO_1.2, GP Input, HiZ	-	SSP1_MISO, SSP mstr data in	GPIO_1.2, GP Output	MII_TXD1, MAC Tx data	UART0_TX, UART xmit data
-	106	C8	P1.3	I/O	GPIO_1.3, GP Input, HiZ	-	UART2_RX, UART rcv data	GPIO_1.3, GP Output	MII_TXD2, MAC Tx data	SSP1_NSS, SSP mstr sel out
-	109	B7	P1.4	I/O	GPIO_1.4, GP Input, HiZ	-	I2C0_CLKIN, I2C clock in	GPIO_1.4, GP Output	MII_TXD3, MAC Tx data	I2C0_CLKOUT, I2C clock out
-	110	A7	P1.5	I/O	GPIO_1.5, GP Input, HiZ	MII_COL, PHY collision	CAN_RX, CAN rcv data	GPIO_1.5, GP Output	UART2_TX, UART xmit data	ETM_TRCLK, ETM trace clock
-	114	F7	P1.6	I/O	GPIO_1.6, GP Input, HiZ	MII_CRS, PHY carrier sns	I2C0_DIN, I2C data in	GPIO_1.6, GP Output	CAN_TX, CAN Tx data	I2C0_DOUT, I2C data out
-	116	D6	P1.7	I/O	GPIO_1.7, GP Input, HiZ	-	ETM_EXTRIG, ETM ext. trigger	GPIO_1.7, GP Output	MII_MDC, MAC mgt dat ck	ETM_TRCLK, ETM trace clock
						•				
7	10	E2	P2.0	I/O	GPIO_2.0, GP Input, HiZ	UART0_CTS, Clear To Send	I2C0_CLKIN, I2C clock in	GPIO_2.0, GP Output	I2C0_CLKOUT, I2C clock out	ETM_PCK0, ETM Packet
8	11	E3	P2.1	I/O	GPIO_2.1, GP Input, HiZ	UART0_DSR, Data Set Ready	I2C0_DIN, I2C data in	GPIO_2.1, GP Output	I2C0_DOUT, I2C data out	ETM_PCK1, ETM Packet
21	33	M1	P2.2	I/O	GPIO_2.2, GP Input, HiZ	UART0_DCD, Dat Carrier Det	I2C1_CLKIN, I2C clock in	GPIO_2.2, GP Output	I2C1_CLKOUT, I2C clock out	ETM_PCK2, ETM Packet
22	35	К3	P2.3	I/O	GPIO_2.3, GP Input, HiZ	UART0_RI, Ring Indicator	I2C1_DIN, I2C data in	GPIO_2.3, GP Output	I2C1_DOUT, I2C data out	ETM_PCK3, ETM Packet
23	37	L4	P2.4	I/O	GPIO_2.4, GP Input, HiZ	EXTCLK_T0T1E xt clk timer0/1	SSP0_SCLK, SSP slv clk in	GPIO_2.4, GP Output	SSP0_SCLK, SSP mstr clk out	ETM_PSTAT0, ETM pipe status

 Table 8. Device pin description



I	Pack	age		e				Alternate	functions			
LQFP80	LQFP128	LFBGA144	Pin name	Signal typ	Default pin function	Default input function	Alternate input 1	Alternate output 1	Alternate output 2	Alternate output 3		
-	8	L2	VSSQ	G								
16	24	K4	VSSQ	G								
35	56	C5	VSSQ	G								
-	-	D4	VSSQ	G	Digital Ground							
45	72	G5	VSSQ	G	for			N/A				
55	87	J7	VSSQ	G	10 and 05b							
25	40	A8	VSSQ	G								
66	105	F8	VSSQ	G								
75	121	L12	VSSQ	G								
11	17	F4	VDD	V								
31	49	D7	VDD	V	V Source for			N1/A				
50	81	L6	VDD	V	1.65 V - 2.0 V			N/A				
70	112	G11	VDD	V								
10	16	F3	VSS	G								
30	48	H5	VSS	G	Digital Ground			N1/A				
51	82	G10	VSS	G	for CPU			N/A				
71	113	E7	VSS	G								
-	-	C9	PLLV DDQ	v	V Source for PLL 2.7 to 3.6 V			N/A				
-	-	B8	PLLV SSQ	G	Digital Ground for PLL							

Table 8. Device pin description (continued)



DTURMORY SPACE Array 0xFFFFFFFF VC0 VC1 4 KB 0xFFFFFFFF VC1 4 KB Array 0xF000.0000 VC1 4 KB Array 0xF000.0000 VC1 4 KB Array 0xF000.0000 ENET 6 KB Array 0xF000.0000 ENET Array Array			-	APB BASE +	PERIPHERAL BUS MEMORY SPACE	
MEMORY SPACE RESERVED ourford, 2000 4 KB (K) AKB (K) AKB (K) AK		TOTAL 4 GB CPU		OFFSET APB1+0x03FF.FFFF		-
0xFFFF FRF 0xFC00.0000 VIC1 RESERVED 0xFC00.0000 4 KB VIC1 0xFC00.0000 AVB VIC1 0xFC00.0000 AVB VIC1 0xFFFFF AVB VIC1 0xFFFFF AVB VIC1		MEMORY SPACE		APB1+0x0000.E000	RESERVED	
Bit PERCE Area	0xFFFF.FFFF			APB1+0x0000.D000	I2C1	4 KB
NECON 0000 NELLYVED 6H KB FEFREED APB1+00000.8000 WATCHDOG 4KB 0xF000.0000 FKB 6H KB APB1+00000.8000 SSP1 4KB APB1+00000.0000 SSP1 4KB APB1+00000.8000 SSP1 4KB APB1+00000.0000 SSP1 4KB APB1+00000.8000 SSP1 4KB APB1+00000.0000 SSP1 4KB APB1+00000.0000 APB1+00000.00000 </td <td>0xFFFF.F000</td> <td></td> <td>AHB</td> <td>APB1+0x0000.C000</td> <td>I2C0</td> <td>4 KB</td>	0xFFFF.F000		AHB	APB1+0x0000.C000	I2C0	4 KB
0xF000.0000 HO HB APB1+0x0000_0000 ADC 4 KB 0x8000.0000 ENET 64 KB APB1+0x0000_0000 SSP1 4 KB 0x8000.0000 ENET 64 KB APB1+0x0000_0000 UART1 4 KB 0x7000.0000 USB 64 KB APB1+0x0000_0000 IART0 4 KB 0x7000.0000 ENET 64 KB APB1+0x0000_0000 IART0 4 KB 0x6000.0000 EMI 64 KB APB1+0x0000_0000 IARD+0x0000_000 IARD+0x0000_000 IARD+0x0000_000 IARD+0x0000_000 IARD+0x000_0000 IARD+0x000_00000 IARD+0x000_00000 <td>0xFC01.0000</td> <td>VIC1</td> <td>BUFFERED</td> <td>APB1+0x0000.B000</td> <td>WATCHDOG</td> <td>4 KB</td>	0xFC01.0000	VIC1	BUFFERED	APB1+0x0000.B000	WATCHDOG	4 KB
RESERVED APB1+00000.0000 CAN 4 BB 0x8000.0000 ENET 64 MB APB1+00000.0000 UART2 4 BB 0x7000.0000 ENET 64 MB APB1+00000.0000 UART1 4 BB 0x7000.0000 ENET 64 MB APB1+00000.0000 UART1 4 BB 0x7000.0000 ENET 64 MB APB1+00000.0000 IMC 4 BB 0x7000.0000 ENET 64 MB APB1+00000.0000 IMC 4 BB 0x7000.0000 ENET 64 MB APB1+00000.0000 IMC 4 BB 0x6000.0000 ENET 64 MB APB1+00000.0000 APB1+00000.0000<	0xFC00.0000	VIOT	64 KB	APB1+0x0000.A000	ADC	4 KB
RESERVED APB1				APB1+0x0000.9000	CAN	4 KB
APB1+0.0000 7000 SSP0 448 APB1+0.0000 7000 448 0x7000 0000 B-CH DMA 448 APB1+0.0000 5000 UART2 448 0x7000 0000 B-CH DMA 64.86 APB1+0.0000 5000 UART1 448 0x7000 0000 B-CH DMA 64.86 APB1+0.0000 0000 UART2 448 0x7000 0000 B-CH DMA 64.86 APB1+0.0000 0000 IMC 448 0x7000 0000 B-CH DMA 64.86 APB1+0.0000 2000 SCU 448 0x6000 0000 EMI 64.86 APB1 APB1+0.0000 2000 RCCU 448 0x6000 0000 EMI 64.86 APB1 APB1+0.0000 2000 RCCU 448 0x6000 0000 APB1 APB1 APB1+0.0000 2000 RCCU 448 0x6000 00000 FMI 64.86 APB1 APB1+0.0000 2000 RCCUPT P1 448 0x6000 00000 FMI 64.86 APB1+0.0000 2000 GPIO PORT P1 448 0x6000 00000 FMI 64.86 APB		RESERVED		APB1+0x0000.8000 _	SSP1	4 KB APB1,
0x8000.0000 ENET 64.46 AHB		RECERVED		APB1+0x0000.7000	SSP0	4 KB AHB-
Description ENET 64 MB AHB APB1+0x000.5000 UARTI 4 KB 0x7600.0000 EAII 64 MB AHB APB1+0x000.5000 IARTO 4 KB 0x7600.0000 EAII 64 MB BUFFERED APB1+0x000.5000 IARTO 4 KB 0x6000.0000 ENET 64 MB AHB APB1+0x000.5000 IRTC 4 KB 0x6000.0000 ENI 64 MB AHB APB1+0x000.5000 IRTC 4 KB 0x6000.0000 ENI 64 MB AHB APB1+0x000.5000 IRTC 4 KB 0x6000.0000 USB 64 MB AHB APB1+0x000.5000 IRTC 4 KB 0x6000.0000 ISS RAM, AHB 64 MB AHB APB0+0x000.5000 GPIO PORT PB 4 KB 0x6400.0000 FMI 64 MB PERIPHERALUS APB0+0x000.5000 GPIO PORT PB 4 KB 0x6400.0000 FMI 64 MB AHB APB0+0x000.5000 GPIO PORT PB 4 KB 0x6400.0000 FMI 64 MB				APB1+0x0000.6000	UART2	4 KB Bridge
0x700.0000 EXL EXL 64 MB AHB AHB APB1+0x000.000 UARTO 4KB 0x700.0000 EMI 64 MB AHB APB1+0x000.2000 IMC 4KB 0x700.0000 USB 64 MB AHB APB1+0x000.2000 IMC 4KB 0x600.0000 EMI 64 MB AHB APB1+0x000.2000 IMC 4KB 0x600.0000 EMI 64 MB AHB APB1+0x000.2000 IMC 4KB 0x600.0000 EMI 64 MB AHB APB1+0x000.1000 RESERVED 4KB 0x500.0000 APB1 64 MB AHB APB1+0x000.2000 RESERVED 4KB 0x500.0000 FMI 64 MB AHB APB1+0x000.2000 RESERVED 4KB 0x500.0000 FMI 64 MB BFFRED APB0+0x000.5000 RESERVED APB0+0x000.5000 RESERVED 0x400.0000 FMI 64 MB BFFRED APB0+0x000.0000 GPIO PORT P3 4KB 0x400.0000 FMI 64 MB BFFRED APB0+0x000.0000 GPIO PORT P3 4KB	0x8000.0000	ENET		APB1+0x0000.5000	UART1	4 KB
Burger Burger	0x7C00.0000		64 MB	APB1+0x0000 4000	UART0	4 КВ
0x7400.0000 EMI 64 M8 OUTTOLD APB APB <td>0x7800.0000</td> <td></td> <td></td> <td>APB1+0x0000.3000</td> <td>IMC</td> <td>4 KB</td>	0x7800.0000			APB1+0x0000.3000	IMC	4 KB
0x7000.0000 USB 64 M8 AHB APB 1-00000.0000 RTC 4 K8 0x6000.0000 ENET 64 M8 AHB APB 1-00000.0000 RTC 4 K8 0x6000.0000 EM 64 M8 AHB APB 1-00000.0000 RTC 4 K8 0x6000.0000 EM 64 M8 AHB APB 1-00000.0000 RTC 4 K8 0x6000.0000 APB 1 64 M8 PERIPHERAL BUS APB 0-00000.0000 GPIO PORT P8 4 K8 0x6000.0000 APB 1 64 M8 APB 0-00000.0000 GPIO PORT P8 4 K8 0x6000.0000 APB 1 64 M8 APB 0-00000.0000 GPIO PORT P5 4 K8 0x6000.0000 FMI 64 M8 APB 0-00000.0000 GPIO PORT P4 4 K8 0x6000.0000 Ext. MEM, CS1 64 M8 APB 0-00000.0000 GPIO PORT P1 4 K8 0x3000.0000 Ext. MEM, CS1 64 M8 APB 0-00000.0000 TM3 4 K8 0x3000.0000 Ext. MEM, CS1 64 M8 APB 0-000000.0000 TM3 4 K8 <td>0x7400.0000</td> <td>EMI</td> <td></td> <td>APB1+0x0000.3000 _</td> <td>SCU</td> <td>4 KB</td>	0x7400.0000	EMI		APB1+0x0000.3000 _	SCU	4 KB
Ox8000.0000 ENT 64 MB AHB 0x8000.0000 ENT 64 MB AHB 0x6000.0000 EM 64 MB AHB 0x6000.0000 APB1 64 MB AHB 0x500.0000 FMI 64 MB AHB 0x500.0000 FMI 64 MB AHB 0x500.0000 FMI 64 MB BUFFERED 0x400.0000 GPIO PORT P4 4 KB 0x400.0000 FMI 64 MB BUFFERED 0x400.0000 FMI 64 MB AHB 0x2	0x7000.0000	USB	64 MB	APB1+0x0000.2000 _	RTC	4 КВ
0x6800.0000 8-CH DMA 64 MB AHB APB+0x0000.0000 APB+0x0000.0000 APB 0x6000.0000 USB 64 MB PERIPHERAL BUS, AHB APB0+0x03FF.FFF APB0+0x0001.0000 GPIO PORT P9 4 KB 0x5000.0000 APB1 64 MB PERIPHERAL BUS, AHB AAB0+0x0001.6000 GPIO PORT P9 4 KB 0x5000.0000 FMI 64 MB PERIPHERAL BUS, AHB APB0+0x0000.6000 GPIO PORT P4 4 KB 0x5000.0000 SRAM, AHB 64 MB PERIPHERAL BUS, AHB PERIPHERAL BUS, APB0+0x0000.0000 GPIO PORT P4 4 KB 0x4000.0000 GPIO FMI 64 MB PERIPHERAL BUS, AHB APB0+0x0000.0000 GPIO PORT P4 4 KB 0x4000.0000 FMI 64 MB PERIPHERAL BUS, AHB APB0+0x0000.0000 GPIO PORT P4 4 KB 0x3000.0000 Ext. MEM, CS2 64 MB AHB AHB APB0+0x0000.0000 GPIO PORT P4 4 KB 0x2400.0000 Ext. MEM, CS2 64 MB AHB AHB APB0+0x0000.0000 TIM2 4 KB <t< td=""><td>0x6C00.0000</td><td>ENET</td><td>64 MB</td><td>APB1+0x0000.1000</td><td>APB1 CONFIG</td><td>4 КВ</td></t<>	0x6C00.0000	ENET	64 MB	APB1+0x0000.1000	APB1 CONFIG	4 КВ
Dx84400.0000 EMI 64 M8 PERIPHERAL BUS, NON. BUFFERED APB0+0x001.0000 RESERVED 0x5000.0000 APB0 64 M8 APB0+0x001.0000 GPIO PORT P8 4 K8 0x5000.0000 APB0 64 M8 APB0+0x000.0000 GPIO PORT P8 4 K8 0x5000.0000 APB0 64 M8 BUFFERED APB0+0x000.0000 GPIO PORT P8 4 K8 0x4000.0000 APB0 64 M8 BUFFERED APB0+0x0000.0000 GPIO PORT P4 4 K8 0x4000.0000 FMI 64 M8 BUFFERED APB0+0x0000.0000 GPIO PORT P3 4 K8 0x4000.0000 FMI 64 M8 BUFFERED APB0+0x0000.0000 GPIO PORT P1 4 K8 0x4000.0000 Ext. MEM, CS1 64 M8 AHB APB0+0x0000.0000 GPIO PORT P1 4 K8 0x3000.0000 Ext. MEM, CS3 64 M8 AHB APB0+0x0000.0000 TIM1 4 K8 0x3000.0000 Ext. MEM, CS3 64 M8 AHB APB0+0x0000.0000 TIM1 4 K8 0x2000.0000 Ext. MEM, C	0x6800.0000	8-CH DMA	64 MB (AHB	APB1+0x0000.0000		J ,
Oxf6000.0000 USB 64 MB PERIPHERAL BUS, NON-BUFFERED APB0+0x0001.0000 RESERVED 4 KB 0x5000.0000 APB0 64 MB PERIPHERAL BUS, NON-BUFFERED APB0+0x0000.F000 GPIO PORT PS 4 KB 0x5000.0000 FMI 64 MB BUFFERED APB0+0x0000.0000 GPIO PORT PF 4 KB 0x5000.0000 APB1 64 MB BUFFERED APB0+0x0000.0000 GPIO PORT PF 4 KB 0x5000.0000 APB1 64 MB BUFFERED APB0+0x0000.0000 GPIO PORT PF 4 KB 0x4000.0000 FMI 64 MB PERIPHERAL BUS, BUFFERED APB0+0x0000.0000 GPIO PORT PF 4 KB 0x4000.0000 FMI 64 MB AHB APB0+0x0000.0000 GPIO PORT PF 4 KB 0x4000.0000 Ext. MEM, CS1 64 MB AHB APB0+0x0000.0000 TIM2 4 KB 0x2000.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.0000 TIM2 4 KB 0x2000.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.0000 TIM2	0x6400.0000	EMI	64 MB	APB0+0x03FF.FFFF	-	
Ox5C00.0000 APB1 64 MB PERIPHERAL BUS, NON-BUFFRED APB0+0x0000_F00_0 GPIO PORT P9 4 KB 0x5600.0000 FMI 64 MB BUFFERED APB0+0x0000_E00_0 GPIO PORT P8 4 KB 0x5000.0000 SRAM, AHB 64 MB PERIPHERAL BUS, BUFFERED APB0+0x0000_E00_0 GPIO PORT P6 4 KB 0x4000.0000 APB0 64 MB PERIPHERAL BUS, BUFFERED APB0+0x0000_C000_0 GPIO PORT P4 4 KB 0x4000.0000 APB0 64 MB PERIPHERAL BUS, BUFFERED APB0+0x0000_R000_0 GPIO PORT P4 4 KB 0x4000.0000 FMI 64 MB AHB APB0+0x0000_R000_0 GPIO PORT P4 4 KB 0x4000.0000 EXt. MEM, CS1 64 MB AHB AHB APB0+0x0000_R000_0 GPIO PORT P1 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB AHB APB0+0x0000_R000_0 GPIO PORT P1 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB AHB APB0+0x0000_R000_0 TIM1 4 KB 0x2000.00000 E	0x6000.0000	USB	64 MB	APB0+0x0001.0000	RESERVED	
Ox5800.0000 APB0 64 MB ACCESS ALB APB0+0x000.E000 GPIO PORT PB 4 KB 0x500.0000 FMI 64 MB BUFFERED APB0+0x000.E000 GPIO PORT P5 4 KB 0x500.0000 APB1 64 MB PERIPHERALBUS, AHB APB0+0x000.0000 GPIO PORT P5 4 KB 0x400.0000 APB0 64 MB PERIPHERALBUS, AHB APB0+0x000.0000 GPIO PORT P5 4 KB 0x400.0000 FMI 64 MB BUFFERED APB0+0x000.0000 GPIO PORT P2 4 KB 0x400.0000 FMI 64 MB PERIPHERALBUS, AHB APB0+0x0000.0000 GPIO PORT P2 4 KB 0x4400.0000 Ext. MEM, CS1 64 MB AHB AHB APB0+0x0000.0000 GPIO PORT P1 4 KB 0x300.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM3 4 KB 0x300.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM4 4 KB 0x300.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 <td>0x5C00.0000</td> <td>APB1</td> <td>64 MB PERIPHERAL BUS,</td> <td>APB0+0x0000.F000</td> <td>GPIO PORT P9</td> <td>4 KB</td>	0x5C00.0000	APB1	64 MB PERIPHERAL BUS,	APB0+0x0000.F000	GPIO PORT P9	4 KB
UNAPE OK UNAPE OK <	0x5800.0000	APB0	64 MB (AHB ACCESS	APB0+0x0000.E000	GPIO PORT P8	4 KB
October SRAM, AHB 64 MB PERIPHERAL BUS, BUFFERED AFBd+0x0000_CO00 GPIO PORT P6 4 KB 0x400.0000 APB0 64 MB PERIPHERAL BUS, BUFFERED AFBd+0x0000_CO00 GPIO PORT P4 4 KB 0x400.0000 FMI 64 MB BUFFERED AFB APBd+0x0000_CO00 GPIO PORT P4 4 KB 0x400.0000 FMI 64 MB BUFFERED APBd+0x0000_C000 GPIO PORT P4 4 KB 0x400.0000 Ext. MEM, CS0 64 MB AHB APBd+0x0000_6000 GPIO PORT P4 4 KB 0x3000.0000 Ext. MEM, CS2 64 MB AHB APBd+0x0000_6000 TIM2 4 KB 0x3000.0000 Ext. MEM, CS3 64 MB AHB APBd+0x0000_2000 TIM2 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APBd+0x0000_2000 TIM2 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APBd+0x0000_2000 TIM4 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APBd+0x0000_2000 TIM0	0x5400 0000	FMI	64 MB (BUFFERED		GPIO PORT P7	4 KB
CM-CO0.0000 APB1 64 MB PERIPHERAL BUS, BUFFRED ACCESS APB0+0x0000.8000 GPIO PORT P5 4 KB 4 KB CM-C00.0000 FMI 64 MB B4 MB BUFFRED APB0+0x0000.8000 GPIO PORT P4 4 KB CM-C00.0000 FMI 64 MB B4 MB BUFFRED APB0+0x0000.8000 GPIO PORT P3 4 KB CM-C00.0000 FMI 64 MB B4 MB BUFFRED APB0+0x0000.8000 GPIO PORT P4 4 KB CM-C00.0000 Ext. MEM, CS1 64 MB AHB APB0+0x0000.8000 GPIO PORT P4 4 KB CM-C00.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.8000 GPIO PORT P4 4 KB CM-C00.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.8000 TIM3 4 KB CM-C00.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.2000 TIM4 4 KB CM-C00.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.2000 TIM0 4 KB 4 KB CM-C00.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 4 KB	0×5000.0000	SRAM, AHB	64 MB	APB0+0×0000 C000	GPIO PORT P6	4 KB
Ox4800.0000 APB0 64 MB BUFFERED ACCESS APB0+0x0000_000 GPI0 PORT P4 4 KB 0x4800.0000 FMI 64 MB BUFFERED APB0+0x000.000 GPI0 PORT P3 4 KB 0x400.0000 SRAM, AHB 64 MB BUFFERED APB0+0x000.000 GPI0 PORT P1 4 KB 0x400.0000 Ext. MEM, CS0 64 MB AHB APB0+0x000.000 GPI0 PORT P1 4 KB 0x300.0000 Ext. MEM, CS1 64 MB AHB APB0+0x000.000 GPI0 PORT P1 4 KB 0x300.0000 Ext. MEM, CS2 64 MB AHB APB0+0x000.000 GPI0 PORT P1 4 KB 0x3000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x000.000 TIM3 4 KB 0x2000.0000 Ext. MEM, CS1 64 MB AHB APB0+0x000.0000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS2 64 MB AHB APB0+0x000.0000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x000.0000 TIM1 4 KB <tr< td=""><td>0x4C00.0000</td><td>APB1</td><td>64 MB PERIPHERAL BUS.</td><td>APB0+0×0000 B000</td><td>GPIO PORT P5</td><td>4 KB</td></tr<>	0x4C00.0000	APB1	64 MB PERIPHERAL BUS.	APB0+0×0000 B000	GPIO PORT P5	4 KB
MARDON 00000 FMI 64 MB BUFFERED APB010000000 GPIO PORT P3 4 KB 0x44000.0000 SRAM, AHB 64 MB AHB APB0+0x0000.8000 GPIO PORT P2 4 KB 0x3600.0000 Ext. MEM, CS1 64 MB AHB APB0+0x0000.6000 GPIO PORT P1 4 KB 0x3800.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.5000 GPIO PORT P0 4 KB 0x3800.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.5000 TIM3 4 KB 0x3800.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM2 4 KB 0x2800.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM1 4 KB 0x2400.0000 Ext. MEM, CS3 64 MB AHB AHB APB0+0x0000.0000 TIM0 4 KB 0x2400.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB	0×4800.0000	APB0	64 MB BUFFERED ACCESS	ABB0+0×0000 A000	GPIO PORT P4	4 KB
0x4400.0000 SRAM, AHB 64 MB AHB 0x4000.0000 Ext. MEM, CS0 64 MB AHB 0x300.0000 Ext. MEM, CS1 64 MB AHB 0x300.0000 Ext. MEM, CS2 64 MB AHB 0x300.0000 Ext. MEM, CS2 64 MB AHB 0x300.0000 Ext. MEM, CS3 64 MB AHB 0x300.0000 Ext. MEM, CS3 64 MB AHB 0x200.0000 Ext. MEM, CS1 64 MB AHB 0x200.0000 Ext. MEM, CS1 64 MB AHB 0x200.0000 Ext. MEM, CS2 64 MB AHB 0x2000.0000 Ext. MEM, CS3 64 MB AHB 0x2000.0000 FLASH, IARC GHA GHA 0x2000.0000 FLASH, IARC GHA GHA 0x2000.0000 SRAM, D-TCM Using 64 KB or 96	0x4800.0000	FMI	64 MB BUFFERED		GPIO PORT P3	4 KB APB0.
0x4000.0000 Ext. MEM, CS0 64 MB AHB AHB APB0+0x000.3000 GPIO PORT P1 4 KB 4 KB 0x3000.0000 Ext. MEM, CS1 64 MB AHB APB0+0x000.7000 GPIO PORT P1 4 KB 0x3000.0000 Ext. MEM, CS2 64 MB AHB BUFFERED APB0+0x000.3000 TIM3 4 KB 0x3000.0000 Ext. MEM, CS3 64 MB BUFFERED AHB APB0+0x000.3000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS1 64 MB AHB AHB APB0+0x000.3000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS2 64 MB AHB AHB APB0+0x000.0000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB AHB AFB0+0x0000.0000 APB0 +0x0000.0000 AFB0+0x0000.0000 AFB0+0x0000.0000 AFB0+0x0000.0000 AFB0+0x0000.0000 AFB0+0x000.0000 AFB0+0x000.0000 AFB0+0x000.0000 AFB0+0x000.0000 AFB0+0x000.0000 AFB0+0x000.0000 AFB0+0x000.00000 AFB0+0x0000.0000	0x4400.0000	SRAM, AHB	64 MB	APB0+0x0000.9000	GPIO PORT P2	4 KB
0x3800.0000 Ext. MEM, CS1 64 MB AHB AHB APB0+0x0000.6000 GPIO PORT P0 4 KB 0x3000.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.6000 TIM3 4 KB 0x3000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.6000 TIM2 4 KB 0x2000.0000 Ext. MEM, CS1 64 MB AHB APB0+0x0000.3000 TIM1 4 KB 0x2800.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.2000 TIM0 4 KB 0x2400.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB AHB APB	0x4000.0000	Ext. MEM, CS0	64 MB	APB0+0x0000.80000	GPIO PORT P1	4 KB Bridge
0x300.0000 Ext. MEM, CS2 64 MB APB0+0x0000.5000 TIM3 4 KB 0x300.0000 Ext. MEM, CS3 64 MB APB0+0x0000.5000 TIM2 4 KB 0x200.0000 Ext. MEM, CS1 64 MB APB0+0x0000.0000 TIM1 4 KB 0x200.0000 Ext. MEM, CS2 64 MB APB0+0x0000.0000 TIM1 4 KB 0x200.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2400.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2400.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 APB0+0x0000.0000 APB0 +0x0000.0000 APB0+0x0000.0	0x3000.0000	Ext. MEM, CS1	64 MB (AHB	APB0+0x0000.7000	GPIO PORT P0	4 KB
0x3400.0000 Ext. MEM, CS3 64 MB APB0+0x0000.0000 TIM2 4 KB 0x2000.0000 Ext. MEM, CS1 64 MB APB0+0x0000.3000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.2000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.2000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 APB0+0x0000.0000 APB0+0x0000.0000 APB0+0x0000.0000 0x2000.0000 Ext. MEM, CS3 64 MB AHB AHB APB0+0x0000.0000 AP	0x3400.0000	Ext. MEM, CS2	64 MB BUFFERED		TIM3	4 KB
0x3000.0000 Ext. MEM, CS0 64 MB AHB APB0+0x0000.3000 TIM1 4 KB 0x2000.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.2000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB AHB APB0+0x0000.0000 AP	0x3400.0000	Ext. MEM, CS3	64 MB	APB0+0x0000.5000	TIM2	4 KB
0x2200.0000 Ext. MEM, CS1 64 MB AHB AHB AHB APB0+0x0000.3000 TIM0 4 KB 0x2400.0000 Ext. MEM, CS2 64 MB AHB BUFFERED APB0+0x0000.2000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB Gamma APB0+0x0000.0000 TIM0 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB Order of the two Flash memories is user defined. 0x2000.0000 RESERVED Using 64 KB or 96 SECONDARY MAIN FLASH 0x0800.0000 SRAM, D-TCM Using 64 KB or 96 MAIN FLASH MAIN FLASH 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 0x0000.0000 SECONDARY 1.1 MB or 2.1 MB 0x0000.0000 DEFAULT ORDER OPTIONAL ORDER	0x3000.0000	Ext. MEM, CS0	64 MB	APB0+0x0000.4000	TIM1	4 KB
0x2800.0000 Ext. MEM, CS2 64 MB AHB APB0+0x0000.2000 0x2000.0000 Ext. MEM, CS3 64 MB BUFFERED APB0+0x0000.1000 APB0 CONFIG 0x2000.0000 Ext. MEM, CS3 64 MB G4 MB G4 MB G4 MB APB0+0x0000.0000 0x2000.0000 Ext. MEM, CS3 G4 MB G4 MB G4 MB G4 MB G4 MB 0x2000.0000 Ext. MEM, CS3 G4 MB G4 MB G4 MB G4 MB G4 MB 0x2000.0000 Ext. MEM, CS3 G4 MB	0x2C00.0000	Ext. MEM. CS1	64 MB	APB0+0x0000.3000	TIMO	4 KB
0x2400.0000 Ext. MEM, CS3 64 MB APB0+0x0000.1000 APB0 CONFIG 4 KB 0x2000.0000 Ext. MEM, CS3 64 MB Order of the two Flash memories is user defined. APB0 CONFIG 4 KB 0x0800.0000 RESERVED Using 64 KB or 96 SECONDARY MAIN FLASH (BANK 0), 256KB, 512KB, 1024KB or 2048KB 1024KB or 2048KB SECONDARY FLASH, (BANK 1), 32KB or 128KB SECONDARY FLASH, (BANK 1), SECONDARY SECONDARY FLASH, (BANK 1), SECONDARY SECONDARY SECONDARY SECONDARY <td>0x2800.0000</td> <td>Ext. MEM. CS2</td> <td>AHB GA MR (BUFFERED</td> <td>APB0+0x0000.2000</td> <td>WAKE-UP UNIT</td> <td>4 KB</td>	0x2800.0000	Ext. MEM. CS2	AHB GA MR (BUFFERED	APB0+0x0000.2000	WAKE-UP UNIT	4 KB
0x2000.0000 Extended with the product of the second decision of the second decis of the second decision of the second decis of the second decis	0x2400.0000	Ext MEM CS3		APB0+0x0000.1000	APB0 CONFIG	4 KB
Ox0800.0000 0x0400.0000SRAM, D-TCM FLASH, I-TCMUsing 64 KB or 96 KB Using 288 KB, 544 KB, 1.1 MB or 2.1 MBOx0000.0000 0x0000.0000Order of the two Flash memories is user defined.Dx0800.0000 Dx0400.0000SRAM, D-TCM FLASH, I-TCMUsing 64 KB or 96 KB 1.1 MB or 2.1 MBMAIN FLASH (BANK 0), 256KB, 512KB, 1024KB or 2028KBMAIN FLASH (BANK 0), 256KB, 512KB, 1024KB or 2028KBDEFAULT ORDEROPTIONAL ORDER	0x2000.0000	EXI. IVIEIVI, CSS	64 MB 🦯	APB0+0x0000.0000	AFB0 CONFIG	4 KB /
0x0800.0000 SRAM, D-TCM Using 64 KB or 96 SECONDARY SECONDARY 0x0000.0000 SRAM, D-TCM Using 64 KB or 96 SECONDARY SECONDARY 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 1.1 MB or 2.1 MB 0x0000.0000 DEFAULT ORDER OPTIONAL ORDER				Order of the two Flock we		
RESERVED Using 64 KB or 96 KB 0x0000.0000 Using 64 KB or 96 KB 0x0000.0000 MAIN FLASH (BANK 1), 32KB or 128KB MAIN FLASH (BANK 0), 256KB, 512KB, 1024KB or 2028KB 0x0000.0000 SRAM, D-TCM FLASH, I-TCM Using 64 KB or 96 KB 1.1 MB or 2.1 MB MAIN FLASH (BANK 0), 256KB, 512KB, 1024KB or 2028KB SECONDARY FLASH (BANK 1), 32KB or 128KB 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 1.1 MB or 2.1 MB DEFAULT ORDER OPTIONAL ORDER						1
0x0800.0000 SRAM, D-TCM Using 64 KB or 96 MAIN FLASH (BANK 0), 256KB, 512KB, 1024KB or 2048KB 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 1.1 MB or 2.1 MB 0x0000.0000 DEFAULT ORDER OPTIONAL ORDER		RESERVED		FLASH (BANK 1),	MAIN FLASH	
0x0800.0000 SRAM, D-TCM Using 64 KB or 96 MAIN FLASH 1024KB or 2048KB 0x0400.0000 SRAM, D-TCM Using 288 KB, 544 KB, 256KB, 512KB, 1024KB or 2028KB 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 0x0000.0000 DEFAULT ORDER OPTIONAL ORDER				32KB or 128KB	(BANK 0), 256KB 512KB	
0x0800.0000 SRAM, D-TCM Using 64 KB or 96 (BANK 0), 256KB, 512KB, 1024KB or 2028KB SECONDARY 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 1.1 MB or 2.1 MB 0x0000.0000 DEFAULT ORDER OPTIONAL ORDER				MAIN FLASH	1024KB or 2048KB	
0x0400.0000 SRAM, D-TCM Using 48 KB or 96 KB 256KB, 512KB, 1024KB or 2028KB FLASH, I-TCM 0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 1.1 MB or 2.1 MB 0x0000.0000 DEFAULT ORDER FLASH (BANK 1), 32KB or 128KB DEFAULT ORDER OPTIONAL ORDER OPTIONAL ORDER	0x0800.0000			(BANK 0),	SECONDARY	
0x0000.0000 FLASH, I-TCM Using 288 KB, 544 KB, 1.1 MB or 2.1 MB 0x0000.0000 DEFAULT ORDER OPTIONAL ORDER	0x0400.0000 _	SRAM, D-TCM	Using 64 KB or 96 KB	256KB, 512KB,	FLASH (BANK 1),	
DEFAULT ORDER OPTIONAL ORDER	0x0000.0000	FLASH, I-TCM	Using 288 KB, 544 KB, 1.1 MB or 2.1 MB 0x0000.0000	UZ4ND UI ZUZOND	32KB or 128KB	
				DEFAULT ORDER	OPTIONAL ORDER	

Figure 9. STR91xFA memory map



7 Electrical characteristics

7.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

7.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T_A max (given by the selected temperature range).

Data based on product characterisation, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

7.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25^{\circ}$ C, $V_{DDQ} = 3.3$ V and $V_{DD}=1.8$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2 \Sigma$).

7.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

7.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.



Figure 10. Pin loading conditions

7.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.



7.5.1 LVD delay timing

Case 1: When V_{DDQ} reaches the V_{DDQ_LVD+} threshold **after** the first ~10 ms delay (introduced by the VDD rising edge), a new ~10 ms delay starts before the release of RESET_OUTn. See *Figure 12*.





Case 2: When V_{DDQ} reaches the V_{DDQ_LVD+} threshold **before** the first ~10 ms delay (introduced by the VDD rising edge), RESET_OUTn will be released immediately at the end of the delay. No new delay is introduced in this case. See *Figure 13*.





Case 3: When V_{DD} reaches the V_{DD_LVD+} threshold **after** the V_{DDQ} rising edge, RESET_OUTn will be released at the end of a ~10 ms delay. See *Figure 14*

Figure 14. LVD reset delay case 3





7.6 Supply current characteristics

 V_{DDQ} = 2.7 - 3.6 V, V_{DD} = 1.65 - 2 V, T_A = -40 / 85 °C unless otherwise specified.

Symbol	Decemeter	Test conditions		Unit			
Symbol	Faranieter	Test conditions	Min	Тур	Max	Unit	
1	Bup mode ourrept	All peripherals on ⁽¹⁾⁽²⁾		1.7	2.3		
IDDRUN	Run mode current	All peripherals off ⁽¹⁾⁽²⁾		1.3	1.6		
1	Idle mode current	All peripherals on ⁽²⁾⁽³⁾		1.14	1.7	mA/MHz	
'IDLE	Idle mode current	All peripherals off ⁽²⁾⁽⁴⁾		0.45	0.75	mA/MHz	
	Sleep mode	ARM core and all peripheral clocks stopped (with exception of RTC), LVD off		50	820 ⁽⁵⁾	20 ⁽⁵⁾ μΑ	
ISLEEP(IDD)	current, I _{DD}	ARM core and all peripheral clocks stopped (with exception of RTC), LVD on		55	825 ⁽⁵⁾		
I	Sleep mode	LVD On ⁽⁴⁾		7	80 ⁽⁵⁾	μA	
'SLEEP(IDDQ)	current, I _{DDQ}	LVD Off ⁽⁴⁾		7	70 ⁽⁵⁾	μΑ	
I _{RTC_STBY}	RTC Standby current	Measured on VBATT pin		0.9	1.2	μA	
I _{SRAM_STBY}	SRAM Standby current	Measured on VBATT pin		5	240	μA	

Table 15.	Supply	current	characteristics
-----------	--------	---------	-----------------

1. ARM core and peripherals active with all clocks on. Power can be conserved by turning off clocks to peripherals which are not required.

2. mA/MHz data valid down to 10 MHz. Below this frequency the ratio mA/MHz increases.

3. ARM core stopped and all peripheral clocks active.

4. ARM core stopped and all peripheral clocks stopped.

5. Results based on characterization, not tested in production.



Parameter		Test conditions	Typ ⁽¹⁾	Typ after 100K W/E cycles ⁽¹⁾	Max	Unit
	Primary bank (2 Mbytes)		32	36	46	S
Bank erase	Primary bank (1 Mbytes)		16	18	23	s
	Secondary bank (128 Kbytes)		2.5	3	4	s
Sector erase	Of primary bank (64 Kbytes)		1300	1400	1800	ms
	Of secondary bank (16 Kbytes)		500	600	850	ms
	Primary bank (2 Mbytes)		15	20	22	s
Bank program	Primary bank (1 Mbytes)		7.5	10	11	s
	ParameterTest conditionsTyp (1)Typ aff W/E c'rimary bank (2 Mbytes)323232'rimary bank (1 Mbytes)163232'rimary bank (1 Mbytes)163232'rimary bank (128 Kbytes)2.53016Of primary bank (64 Kbytes)130014Of secondary bank (16 Kbytes)50066'rimary bank (2 Mbytes)1532'rimary bank (1 Mbytes)7.536'rimary bank (1 Mbytes)7.530'rimary bank (1 Mbytes)500500Of primary bank (128 Kbytes)106011Of primary bank (64 Kbytes)500500Of secondary bank (16 Kbytes)1201Of secondary bank (16 Kbytes)1201Malf word (16 bits)838	1140	1380	ms		
Soctor program	Of primary bank (64 Kbytes)		500	520	640	ms
Sector program	Of secondary bank (16 Kbytes)		120	130	160	ms
Word program		Half word (16 bits)	8	9	11	μs

Table 25. Flash memory program/erase characteristics (Flash size = 1 MB / 2 MB)

1. V_{DD} = 1.8 V, V_{DDQ} = 3.3 V, T_A = 2 5°C.

Table 26. Flash memory endurance

Paramotor	Tost conditions		Unit		
Falameter	Test conditions	Min	Тур	Мах	Unit
Program/erase cycles	Per word	100K			cycles
Data retention		20			years



Non-mux read



Figure 19. Non-mux bus read timings

Table	34.	EMI	read	operation

Symbol	Parameter	Value						
	i didiletei	Min	Мах					
t _{RCR}	Read to CSn inactive	0	1.5 ns					
t _{RAS}	Read address setup time	((WSTOEN) x t _{BCLK})- 1.5 ns	(WSTOEN) x t _{BCLK}					
t _{RDS}	Read data setup time	12.5	-					
t _{RDH}	Read data hold time	0	-					
t _{RP}	Read pulse width	((WSTRD-WSTOEN+1) x t _{BCLK})- 0.5 ns	((WSTRD-WSTOEN+1) x t _{BCLK})+ 2 ns					



Symbol	D (1) (2)	Test					
	Parameter	conditions	Min	Тур	Мах	Unit	
t _{CONV(S]}	Single mode conversion time		2*16/f _{ADC}		3*16/f _{ADC}	μs	
		f _{ADC} = 24 MHz	1.33		2		
TR(S)	Single mode throughput rate ⁽³⁾	f _{ADC} = 24 MHz			500	ksps	
t _{CONV(C]}	Continuous mode conversion time ⁽⁴⁾			1*16/f _{ADC}		μs	
	Continuous mode conversion time	f _{ADC} = 24 MHz		0.66		μs	
TR(C)	Continuous mode throughput rate	f _{ADC} = 24 MHz		1500		ksps	

Table 48. ADC conversion time (silicon Rev G)

1. Guaranteed by design, not tested in production.

2. Parameters in this table apply to devices with silicon Rev G. Refer to *Table 5* for device rev identification in OTP memory and to *Section 8: Device marking*.

3. Value obtained on conversions started by trigger in single mode

4. All sucessive conversions in continuous and scan modes.

Symbol	Parameter ⁽¹⁾ ⁽²⁾	Test		Unit			
Symbol	Farameter	conditions	Min	Тур	Мах	onit	
t _{CONV(S]}	Single mode conversion time		1*16/f _{ADC}		2*16/f _{ADC}	μs	
		f _{ADC} = 24 MHz	0.66		1.33		
TR(S)	Single mode throughput rate ⁽³⁾	f _{ADC} = 24 MHz			750	ksps	
t _{CONV(C]}	Continuous modo conversion time ⁽⁴⁾			1*16/f _{ADC}		μs	
	Continuous mode conversion time	f _{ADC} = 24 MHz		0.66		μs	
TR(C)	Continuous mode throughput rate	f _{ADC} = 24 MHz		1500		ksps	
t _{CONV(FT]}	East trigger mode conversion time ⁽⁵⁾			1*16/f _{ADC}		μs	
		f _{ADC} = 24 MHz		0.66		μs	
TR(FT)	Fast trigger mode throughput rate ⁽⁶⁾	f _{ADC} = 24 MHz	100		1200	ksps	

Table 49. ADC conversion time (silicon Rev H and higher)

1. Guaranteed by design, not tested in production.

2. Parameters in this table apply to devices with silicon Rev H and higher. Refer to *Table 5* for device rev identification in OTP memory and to *Section 8: Device marking*.

3. Value obtained from conversions started by trigger in single mode

4. All successive conversions in continuous and scan modes.

5. Conversion started by trigger when automatic clock gated mode enabled. Fast trigger mode is available only in devices with silicon Rev H and higher.

6. Value obtained from conversions started by fast trigger in single mode



Ordering information 10

Table 54.	Orderin	g infor	matio	n sch	eme				
Example:	STR9	1 2	2 F	A	W	4	4 X	6	T
Family									
ARM9 microcontroller family									
Series									
1 = STR9 series 1									
Feature set									
U = CAN, UARI, IrDA, I2C, SSP									
1 = USB, CAN, UART, IFDA, I2C, SS	.~ О стисо								
2 - 036, CAN, UART, 110A, 120, 33	F, ETHER								
Memory type									
F = Flash									
Revision at product level									
A = Revison A									
No. of pins									
M = 80									
W = 128									
Z = 144									
SRAM size									
3 = 64 Kbytes									
4 = 96 Kbytes									
Deimona anna aire									
Primary memory size									
2 = 256 KDytes $6 = 1024$ KDytes 4 = 512 Kbytes $7 = 2048$ Kbytes									
Package									
X = plastic LQFP									
H = LFBGA									
Temperature range									
6 = -40 to 85 °C									
Shipping option									
T = Tape and reel packing									

1. For a list of available options (e.g. speed, package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

