

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	-
Number of Gates	-
Voltage - Supply	-
Mounting Type	Surface Mount
Operating Temperature	-
Package / Case	600-BGA
Supplier Device Package	600-BGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf10k250ebi600-3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table \Im shows FLEX 10KE features for EPF10K130E, EPF10K200E, and EPF10K250E devices.

Table 2. FLEX 10KE Features for EPF10K130E, EPF10K200E & EPF10K250E Devices							
Feature EPF10K130E EPF10K200E EPF10K250E							
Typical gates (logic and RAM), Note (†)	130,000	200,000	250,000				
Usable gates	82,000 to 342,000	123,000 to 513,000	149,000 to 474,000				
Logic elements (LEs)	6,656	9,984	12,160				
EABs	16	24	20				
Total RAM bits	65,536	98,304	81,920				
Maximum user I/O pins	413	470	470				

Note:

(1) For designs that require IEEE Std. 1149.1 JTAG boundary-scan testing, the built-in JTAG circuitry contributes up to 31,250 additional gates.

...and More Features

- Fabricated on advanced processes and operate with a 2.5-V internal supply voltage
- I/O circuits may be powered by 2.5-V or 3.3-V supply voltages
- In-circuit reconfigurability (ICR) via external Configuration EPROM, intelligent controller, or JTAG port
- ClockLock[™] and ClockBoost[™] options for reduced clock delay/skew and clock multiplication
- Built-in low-skew clock distribution trees
- 100% functional testing of all devices; test vectors or scan chains are not required
- Pull-up on I/O pins before and during configuration
- Supports hot-socketing operation

■ Flexible interconnect

- FastTrack Interconnect[™] continuous routing structure for fast, predictable interconnect delays
- Dedicated carry chain that implements arithmetic functions such as fast adders, counters, and comparators (automatically used by software tools and megafunctions)
- Dedicated cascade chain that implements high-speed,
 high-fan-in logic functions (automatically used by software tools and megafunctions)
- Tri-state emulation that implements internal tri-state buses
- Up to six global clock signals and four global clear signals

₩ Powerful I/O pins

- Individual tri-state output enable control for each pin
- Open-drain option on each I/O pin
- Programmable output slew-rate control to reduce switching noise
- Clamp to V_{CC} user-selectable pin-by-pin
- **88** Peripheral register for fast setup and clock-to-output delay

An EAB is fed by a row interconnect and can drive out to row and column interconnects. Each EAB output can drive up to two row channels and up to two column channels; the unused row channel can be driven by other LEs. This feature increases the routing resources available for EAB outputs (see Figures 2 and 3). The column interconnect, which is adjacent to the EAB, has twice as many channels as other columns in the device.

Logic Array Block

A LAB consists of eight LEs, their associated carry and cascade chains, LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure to the FLEX 10KE architecture, facilitating efficient routing with optimum device utilization and high performance (see Figure 6).

Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks; the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect. The LAB preset and clear control signals can be driven by the global signals, I/O signals, or internal signals via the LAB local interconnect. The global control signals are typically used for global clock, clear, or preset signals because they provide asynchronous control with very low skew across the device. If logic is required on a control signal, it can be generated in one or more LEs in any LAB and driven into the local interconnect of the target LAB. In addition, the global control signals can be generated from LE outputs.

Logic Element

The LE, the smallest unit of logic in the FLEX 10KE architecture, has a compact size that provides efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can quickly compute any function of four variables. In addition, each LE contains a programmable flipflop with a synchronous clock enable, a carry chain, and a cascade chain. Each LE drives both the local and the FastTrack Interconnect routing structure (see Figure 7).




Figure 7. FLEX 10KE Logic Element

Figure 8 shows how an n-bit full adder can be implemented in n+1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. The register can be bypassed for simple adders or used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it can be used as a general-purpose signal.


LUT Carry Chain LE1 Register a2 LUT b2 Carry Chain LE2 an LUT Carry Chain LEn : Carry-Out LUT Carry Chain LEn+1

Figure 8. FLEX 10KE Carry Chain Operation (N-Bit Full Adder)


Figure 10 shows the LE operating modes.

Figure 10. FLEX 10KE LE Operating Modes


Normal Mode




Arithmetic Mode



Up/Down Counter Mode




Clearable Counter Mode




In addition to the six clear and preset modes, FLEX 10KE devices provide a chip-wide reset pin that can reset all registers in the device. Use of this feature is set during design entry. In any of the clear and preset modes, the chip-wide reset overrides all other signals. Registers with asynchronous presets may be preset when the chip-wide reset is asserted. Inversion can be used to implement the asynchronous preset. Figure 11 shows examples of how to enter a design for the desired functionality.

Figure 11. FLEX 10KE LE Clear & Preset Modes




Asynchronous Load with Clear

Asynchronous Load without Clear or Preset



Asynchronous Load with Preset



Peripheral	EPF10K100B	EPF10K130E	EPF10K200E	EPF10K250E
Control Signal	EPF10K100E	LFITOKIOUL	LFTTORZOOL	LFITORESUL
OE0	Row A	Row C	Row G	Row E
OE1	Row C	Row E	Row I	Row G
OE2	Row E	Row G	Row K	Row I
OE3	Row L	Row N	Row R	Row P
OE4	Row I	Row K	Row O	Row M
OE5	Row K	Row M	Row Q	Row O
CLKENA0/CLK0/GLOBAL0	Row F	Row H	Row L	Row J
CLKENA1/OE6/GLOBAL1	Row D	Row F	Row J	Row H
CLKENA2/CLR0	Row B	Row D	Row H	Row F
CLKENA3/OE7/GLOBAL2	Row H	Row J	Row N	Row L
CLKENA4/CLR1	Row J	Row L	Row P	Row N
CLKENA5/CLK1/GLOBAL3	Row G	Row I	Row M	Row K

Signals on the peripheral control bus can also drive the four global signals, referred to as GLOBAL0 through GLOBAL3 in Tables 8 and 9. An internally generated signal can drive a global signal, providing the same low-skew, low-delay characteristics as a signal driven by an input pin. An LE drives the global signal by driving a row line that drives the peripheral bus, which then drives the global signal. This feature is ideal for internally generated clear or clock signals with high fan-out. However, internally driven global signals offer no advantage over the general-purpose interconnect for routing data signals.

The chip-wide output enable pin is an active-low pin that can be used to tri-state all pins on the device. This option can be set in the MAX+PLUS II software. The registers in the IOE can also be reset by the chip-wide reset pin.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A slower slew rate reduces system noise and adds a maximum delay of approximately 4.3 ns. The fast slew rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew rate pin-by-pin or assign a default slew rate to all pins on a device-wide basis. The slow slew rate setting affects both the falling and rising edges of the output.

Open-Drain Output Option

FLEX 10KE devices provide an optional open-drain output (electrically equivalent to open-collector output) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

MultiVolt I/O Interface

The FLEX 10KE device architecture supports the MultiVolt I/O interface feature, which allows FLEX 10KE devices in all packages to interface with systems of differing supply voltages. These devices have one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).


The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V $V_{\rm CCINT}$ level, input voltages are compatible with 2.5-V, 3.3-V, and 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with $V_{\rm CCIO}$ levels higher than 3.0-V achieve a faster timing delay of t_{OD2} instead of t_{OD1} .

Generic Testing

Each FLEX 10KE device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for FLEX 10KE devices are made under conditions equivalent to those shown in Figure 19. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 19. FLEX 10KE AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V outputs.



Operating Conditions

The following tables provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for 2.5-V FLEX 10KE devices.

FLEX 10KE 2.5-V Device Absolute Maximum Ratings Mote (1)

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage	With respect to ground, Note (2)	-0.5	3.6	٧
V _{CCIO}			-0.5	4.6	٧
VI	DC input voltage	1	-2.0	5.7	٧
I _{OUT}	DC output current, per pin		-25	25	mA
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C
TJ	Junction temperature	PQFP, TQFP, and BGA packages, under bias		135	°C
		Ceramic PGA packages, under bias		150	°C

FLEX 10KE 2.5-V Device Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	Notes (3), (4)	2.30 (2.30)	2.70 (2.70)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	Notes (3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	Notes (3), (4)	2.30 (2.30)	2.70 (2.70)	V
V _I	Input voltage	Note (5)	0	5.3	٧
٧o	Output voltage		0	V _{CCIO}	٧
T _A	Ambient temperature	For commercial use	0	70	°C
		For industrial use	-40	85	°C
TJ	Operating temperature	For commercial use	0	85	۰C
		For industrial use	-40	100	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

FLEX 10KE 2.5-V Device DC Operating Conditions Notes (6), (7)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level input voltage		1.7, 0.5 × V _{CCIO} , Note (8)		5.3	٧
V _{IL}	Low-level input voltage		-0.3		0.8, 0.3 × V _{CCIO} , Note (8)	٧
V _{OH}	3.3-V high-level TTL output voltage	I _{OH} = -4 mA DC, V _{CCIO} = 3.00 V, <i>Note</i> (9)	2.4			٧
	3.3-V high-level CMOS output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 3.00 V, <i>Note</i> (9)	V _{CCIO} - 0.2			٧
	3.3-V high-level PCI output voltage	$I_{OH} = -0.5 \text{ mA DC},$ $V_{CCIO} = 3.00 \text{ to } 3.60 \text{ V},$ <i>Note (8)</i>	0.9 × V _{CCIO}			V
	2.5-V high-level output voltage	I _{OH} = -0.1 mA DC, V _{CCIO} = 2.30 V, <i>Note</i> (9)	2.1			٧
		I_{OH} = -1 mA DC, V_{CCIO} = 2.30 V, Note (8)	2.0			>
		I _{OH} = -2 mA DC, V _{CCIO} = 2.30 V, <i>Note</i> (9)	1.7			٧
V _{OL}	3.3-V low-level TTL output voltage	I_{OL} = 4 mA DC, V_{CCIO} = 3.00 V, Note (10)			0.45	٧
	3.3-V low-level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V, <i>Note</i> (10)			0.2	٧
	3.3-V low-level PCI output voltage	I _{OL} = 1.5 mA DC, V _{CCIO} = 3.00 to 3.60 V, Note (10)			0.1 × V _{CCIO}	٧
	2.5-V low-level output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 2.30 V, <i>Nota</i> (10)			0.2	٧
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V, Note (10)			0.4	٧
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V, <i>Note (10)</i>			0.7	٧
l _l	Input pin leakage current	V _I = 5.3 to -0.3	-10		10	μΑ
loz	Tri-stated I/O pin leakage current	$V_{\rm O} = 5.3$ to -0.3	-10		10	μΑ
Icco	V _{CC} supply current (standby)	$V_I =$ ground, no load, no toggling inputs, -1 speed grade		10		mA
		V _I = ground, no load, no toggling inputs, -2, -3 speed grades		5		mA
R _{CONF}	Value of I/O pin pull-up resistor	V _{CCIO} = 3.0 V. Nata (11)	20		50	kΩ
	before and during configuration	V _{CCIO} = 2.3 V, Note (11)	30		80	kΩ

Capacitance of FLEX 10KE Devices Note (12)


Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
CINCLK	Input capacitance on dedicated clock pin	V _{IN} = 0 V, f = 1.0 MHz		12	pF

Notes to tables:

- (1) See the Operating Enquirements for Altern Devices Data Shert in the 1998 Data Book.
- (2) Minimum DC input is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.7 V for periods shorter than 20 ns under no-load conditions.
- (3) Numbers in parentheses are for industrial-temperature-range devices.
- (4) Maximum V_{CC} rise time is 100 ms, and V_{CC} must rise monotonically.
- (5) All pins, including dedicated inputs, clock, I/O, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (6) Typical values are for $T_A = 25^{\circ}$ C, $V_{CCINT} = 2.5$ V, and $V_{CCIO} = 2.5$ V or 3.3 V.
- (7) These values are specified under "FLEX 10KE 2.5-V Device Recommended Operating Conditions" on page 42.
- (8) The FLEX 10KE input buffers are compatible with 2.5-V, 3.3-V LVTTL and LVCMOS, 5.0-V TTL, and CMOS signals. Additionally, the input buffers are 3.3-V PCI compliant when V_{CCIO} and V_{CCINT} meet the relationship shown in Figure 20.
- (9) The I_{OH} parameter refers to high-level TTL, PCI, or CMOS output current.
- (10) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (11) Pin pull-up resistance values will be lower if the pin is driven higher than V_{CCIO} by an external source.
- (12) Capacitance is sample-tested only.

Figure 20 shows the relationship between V_{CCIO} and V_{CCINT} for 3.3-V compliance.

Figure 20. Relationship between V_{CCIO} & V_{CCINT} for 3.3-V PCI Compliance



Configuration & Operation

The FLEX 10KE architecture supports several configuration schemes. This section summarizes the device operating modes and available device configuration schemes.

Operating Modes

The FLEX 10KE architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. The process of physically loading the SRAM data into the device is called configuration. Before configuration, as V_{CC} rises, the device initiates a Power-On Reset (POR). This POR event clears the device and prepares it for configuration. The FLEX 10KE POR time does not exceed 50 μs ; however, when configuring with a Configuration EPROM, the Configuration EPROM imposes a 100 μs delay that allows system power to stabilize before configuration.

During initialization, which occurs immediately after configuration, the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. Together, the configuration and initialization processes are called *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 10KE devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 330 ms and can be used to reconfigure an entire system dynamically. In-field upgrades can be performed by distributing new configuration files.

Before and during configuration, all I/O pins (except dedicated inputs, clock, or configuration pins) are pulled high by a weak pull-up resistor.

Programming Files

Despite being function- and pin-compatible, FLEX 10KE devices are not programming- or configuration-file-compatible with FLEX 10K or FLEX 10KA devices. A design therefore must be recompiled before it is transferred from a FLEX 10K or FLEX 10KA device to an equivalent FLEX 10KE device. This recompilation should be performed both to create a new programming or configuration file and to check design timing in the faster FLEX 10KE device.

D! N	444 51:	000 51-	040 51-	040 81	050 81-	E00 B!-	600 P!
Pin Name	144-Pin TQFP EPF10K30E EPF10K50E	208-Pin PQFP EPF10K30E EPF10K50E EPF10K100E EPF10K100B	240-Pin PQFP EPF10K50E EPF10K100E EPF10K100B	240-Pin PQFP EPF10K130E	356-Pin BGA EPF10K100E	599-Pin PGA EPF10K200E EPF10K250E	600-Pin BGA EPF10K200E EPF10K250E
nCS (4)	144	208	240	240	AD24	AY38	AL29
CS (4)	143	207	239	239	AD23	BA39	AN29
RDYnBSY (4)	11	16	23	23	U22	AW47	AG35
CLKUSR (4)	7	10	11	11	AA24	AY42	AM34
DATA7 (4)	116	166	190	190	AF4	BD14	AM13
DATA6 (4)	114	164	188	188	AD8	BA17	AR12
DATA5 (4)	113	162	186	186	AE5	BB16	AN12
DATA4 (4)	112	161	185	185	AD6	BF12	AP11
DATA3 (4)	111	159	183	183	AF2	BG11	AM11
DATA2 (4)	110	158	182	182	AD5	BG9	AR10
DATA1 (4)	109	157	181	181	AD4	BF10	AN10
DATAO (2), (5)	108	156	180	180	AD3	BC5	AM4
TDI (2)	105	153	177	177	AC3	BF4	AN1
TDO (2)	4	4	4	4	AC23	BB42	AN34
TCK (2)	1	1	1	1	AD25	BE43	AL31
TMS (2)	34	50	58	58	D22	F42	C35
TRST (2)	Note (5)	51	59	59	D23	B46	C34
Dedicated Inputs	54, 56, 124, 126	78, 80, 182, 184	90, 92, 210, 212	90, 92, 210, 212	A13, B14, AF14, AE13	B24, C25, BG25, BG23	C18, D18, AM18, AN18
Dedicated Clock Pins	55, 125	79, 183	91, 211	91, 211	A14, AF13	BF24, A25	AL18, E18
DEV_CLRn (3)	122	180	209	209	AD13	_	_
DEV_OE (3)	128	186	213	213	AE14	_	_
VCCINT (2.5 V)	6, 25, 52, 53, 75, 93, 123	6, 23, 35, 43, 76, 77, 106, 109, 117, 137, 145, 181	5, 27, 47, 89, 96, 122, 130, 150, 170	5, 20, 27, 47, 76, 89, 96, 122, 130, 150, 159, 170	A1, A26, C14, C26, D5, F1, H22, J1, M26, N1, T26, U5, AA1, AD26, AF1, AF26	BE23	AR17

Pin Name	144-Pin TQFP EPF10K30E EPF10K50E		240-Pin PQFP EPF10K50E EPF10K100E EPF10K100B	240-Pin PQFP EPF10K130E	356-Pin BGA EPF10K100E	599-Pin PGA EPF10K200E EPF10K250E	600-Pin BGA EPF10K200E EPF10K250E
VCCIO (2.5 or 3.3 V)	5, 24, 45, 61, 71, 94, 115, 134	5, 22, 34, 42, 66, 84, 98, 110, 118, 138, 146, 165, 178, 194	16, 37, 57, 77, 112, 140, 160, 189, 205, 224	16, 37, 57, 77, 112, 140, 160, 189, 205, 224	A7, A23, B4, C15, D25, F4, H24, K5, M23, P2, T25, V2, W22, AB1, AC25, AD18, AF3, AF7, AF16	BC25	AR19
GNDINT	16, 57, 58, 84, 103, 127	21, 33, 49, 81, 82, 123, 129, 151, 185	10, 22, 32, 42, 52, 69, 85, 93, 104, 125, 135, 145, 155, 165, 176, 197, 216, 232	10, 22, 32, 42, 52, 69, 85, 93, 104, 125, 135, 145, 155, 165, 176, 197, 216, 232	A2, A10, A20, B1, B13, B22, B25, B26, C2, C9, C13, C25, H23, J26, K1, M1, N26, R1, R26, T1, U26, W1, AD2, AD14, AD20, AE1, AE2, AE7, AE25, AE26, AF11, AF19, AF25	E5, A3, A45, C1, C11, C19, C29, C37, C47, G25, L3, L45, W3, W45, AJ3, AJ45, AU3, AU45, BE1, BE11, BE19, BE29, BE37, BE47, BG3, BG45	AL3, AG5, AE4, AB5, Y2, U3, P5, M2, H1, B1, A11, B18, D24, F31, F35, K32, N34, T35, V32, AA33, AD35, AF32, AK35, AK31, AP24, AR18, AR11, E2, A19

Pin Name	256-Pin FineLine BGA EPF10K30E	256-Pin FineLine BGA EPF10K50E EPF10K100E EPF10K100B	672-Pin FineLine BGA EPF10K130E	672-Pin FineLine BGA EPF10K200E EPF10K250E
No Connect (N.C.)	D1, E3, E16, G3, H1, H16, J1, K3, K14, K16, L2, L4, M14, M16, N15		A4, A5, A6, A10, A11, A12, A13, A14, A15, A16, A17, A18, A19, A20, A21, A22, A23, A24, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B16, B19, B20, B21, B22, B23, B24, C1, AE4, AE5, AE6, AE7, AE8, AE9, AE10, AE11, AE12, AE14, AE15, AE16, AE17, AF18, AE19, AE20, AE21, AE22, AE23, AF4, AF5, AF6, AF7, AF8, AF9, AF10, AF12, AF13, AF14, AF15, AF16, AF20, AF21, AF24, AF23	B26, C1, C25, C26 D1, D2, D25, D26, E1, E25, E26, F1, F25, G25, G26, H1 J1, J25, J26, K26, L2, L25, N2, P1, P2, R1, R26, T1, U1, U25, V1, V26, W1, Y26, AA1, AA2, AA25, AB2,

Table 20. FLEX 10KE FineLine βGA Device Pin-Outs (Part 4 of 4) Note (1)						
Pin Name	256-Pin FineLine BGA EPF10K30E	256-Pin FineLine BGA EPF10K50E EPF10K100E EPF10K100B	672-Pin FineLine BGA EPF10K130E	672-Pin FineLine BGA EPF10K200E EPF10K250E		
Total User I/O Pins (7)	176	191	413	470		

Notes:

- (1) All pins that are not listed are user I/O pins.
- This pin is a dedicated pin; it is not available as a user I/O pin.
- (3) This pin can be used as a user I/O pin if it is not used for its device-wide or configuration function.
 (4) This pin can be used as a user I/O pin after configuration.
- This pin is tri-stated in user mode.
- The optional JTAG pin TRST is not used in the 144-pin TQFP package. (6)
- The user I/O pin count includes dedicated input pins, dedicated clock pins, and all I/O pins.

Table 21 shows the dedicated pin-outs for FLEX 10KE devices in 484-pin FineLine BGA packages.

Table 21. FLEX 10KE FineLine βGA Device Pin-Outs (Part 1 of 5) Note (1)							
Pin Name	484-Pin FineLine BGA EPF10K30E	484-Pin FineLine BGA EPF10K50E	484-Pin FineLine BGA EPF10K100E	484-Pin FineLine BGA EPF10K130E			
MSELO (2)	U4	U4	U4	U4			
MSEL1 (2)	V4	V4	V4	V4			
nSTATUS (2)	W19	W19	W19	W19			
nCONFIG (2)	T7	T7	T7	T7			
DCLK (2)	E5	E5	E5	E5			
CONF_DONE (2)	F18	F18	F18	F18			
INIT_DONE (3)	K19	K19	K19	K19			
nCE (2)	E4	E4	E4	E4			
nCEO (2)	E19	E19	E19	E19			
nWS (4)	E17	E17	E17	E17			
nRS (4)	F17	F17	F17	F17			
nCS (4)	D19	D19	D19	D19			
Cs (4)	D18	D18	D18	D18			
RDYnBSY (4)	K17	K17	K17	K17			
CLKUSR (4)	G18	G18	G18	G18			
DATA7 (4)	E8	E8	E8	E8			
DATA6 (4)	G7	G7	G7	G7			

Pin Name	484-Pin FineLine BGA EPF10K30E	484-Pin FineLine BGA EPF10K50E	484-Pin FineLine BGA EPF10K100E	484-Pin FineLine BGA EPF10K130E	
DATA5 (4)	D7	D7	D7	D7	
DATA4 (4)	E7	E7	E7	E7	
DATA3 (4)	F6	F6	F6	F6	
DATA2 (4)	D5	D5	D5	D5	
DATA1 (4)	E6	E6	E6	E6	
DATAO (2), (5)	D4	D4	D4	D4	
TDI (2)	F5	F5	F5	F5	
TDO (2)	F19	F19	F19	F19	
TCK (2)	E18	E18	E18	E18	
TMS (2)	U18	U18	U18	U18	
TRST (2)	V19	V19	V19	V19	
Dedicated Inputs	E12, H11, R12, V11	E12, H11, R12, V11	E12, H11, R12, V11	E12, H11, R12, V11	
Dedicated Clock Pins	D12, P11	D12, P11	D12, P11	D12, P11	
DEV_CLRn (3)	G11	G11	G11	G11	
dev_oe (3)	F12	F12	F12	F12	
VCCINT (2.5 V)	C11, C15, H14, J8, J10, J12, J15, L9, L10, L13, M10, M13, M14, N12, P8, P10, P12, P15, R14, V5, W21, Y8, AA12	C11, C15, H14, J8, J10, J12, J15, L9, L10, L13, M10, M13, M14, N12, P8, P10, P12, P15, R14, V5, W21, Y8, AA12	C11, C15, H14, J8, J10, J12, J15, L9, L10, L13, M10, M13, M14, N12, P8, P10, P12, P15, R14, V5, W21, Y8, AA12	C11, C15, H14, J8, J10, J12, J15, L9, L10, L13, M10, M13, M14, N12, P8, P10, P12, P15, R14, V5, W21, Y8, AA12	
VCCIO (2.5 or 3.3 V)	A6, A13, B5, E1, G1, G15, H9, H20, J11, J13, K9, K11, K14, K20, L14, M9, N3, N9, N11, N14, N20, P13, R1, R9, T3, T15, T22, V22, AB13	A6, A13, B5, E1, G1, G15, H9, H20, J11, J13, K9, K11, K14, K20, L14, M9, N3, N9, N11, N14, N20, P13, R1, R9, T3, T15, T22, V22, AB13	A6, A13, B5, E1, G1, G15, H9, H20, J11, J13, K9, K11, K14, K20, L14, M9, N3, N9, N11, N14, N20, P13, R1, R9, T3, T15, T22, V22, AB13	A6, A13, B5, E1, G1, G15, H9, H20, J11, J13, K9, K11, K14, K20, L14, M9, N3, N9, N11, N14, N20, P13, R1, R9, T3, T15, T22, V22, AB13	

Table 21. FLEX 10KE FineLine βGA Device Pin-Outs (Part 5 of 5) Noie (1)						
Pin Name	484-Pin FineLine BGA EPF10K30E	484-Pin FineLine BGA EPF10K50E	484-Pin FineLine BGA EPF10K100E	484-Pin FineLine BGA EPF10K130E		
GNDIO	Ī-	_	_	_		
Total User I/O Pins (7)	220	254	338	369		

Notes to Tables:

- (1) All pins that are not listed are user I/O pins.
- (2) This pin is a dedicated pin; it is not available as a user I/O pin.
- (3) This pin can be used as a user I/O pin if it is not used for its device-wide or configuration function.
- (4) This pin can be used as a user I/O pin after configuration.
- (5) This pin is tri-stated in user mode.
- (6) The optional JTAG pin TRST is not used in the 144-pin TQFP package.
- (7) The user I/O pin count includes dedicated input pins, dedicated clock pins, and all I/O pins.

Table 22 shows pin compatibility between FLEX 10KE devices.

Device	144-Pin TQFP	208-Pin PQFP	240-Pin PQFP	256-Pin FineLine BGA	484-Pin FineLine BGA	599-Pin PGA	600-Pin BGA	672-Pin FineLine BGA
EPF10K30E	Note (1)	Note (1)		Note (2)	Note (2)			
EPF10K50E	Note (1)	Nate (1)	Note (2)	Note (2)	Nate (2)			
EPF10K100B		Nate (1)	Note (2)	Note (2)				
EPF10K100E		Note (1)	Note (2)	Noie (2)	Note (2)			
EPF10K130E			Note (2)		Note (2)			Note (2)
EPF10K200E						Note (1)	Note (1)	Note (2)
EPF10K250E						Note (1)	Note (1)	Note (2)

Notes:

- (1) Devices in the same package are pin-compatible and have the same number of ${\rm I/O}$ pins.
- (2) Devices in the same package are pin-compatible, although some devices have more I/O pins than others. When planning device migration, use the I/O pins that are common to all devices. MAX+PLUS II software versions 9.1 and higher provide features to help use only the common pins.

Table 23 shows the FLEX 10KE device/package combinations that support SameFrame pin-outs. All FineLine BGA packages support SameFrame pin-outs providing the flexibility to migrate not only from device to device within the same package, but also from one package to another. The I/O count will vary, and MAX+PLUS II software versions 9.1 and higher provide features to help use only the common pins.

Table 23. FLEX 10KE SameFrame Pin-Out Support					
Device	256-Pin FineLine BGA	484-Pin FineLine BGA	672-Pin FineLine BGA		
EPF10K30E	✓	✓			
EPF10K50E	✓	✓			
EPF10K100B	✓				
EPF10K100E	✓	✓			
EPF10K130E		✓	✓		
EPF10K200E			✓		
EPF10K250E			✓		

Revision History

The information contained in the *FLEX 10KE Embedded Programmable Logic Family Data Sheet* version 1.01 supersedes information published in previous versions.

The FLEX 10KE Embedded Programmable Logic Family Data Sheet version 1.01 contains the following change:

₩ Updated Table 15 (FLEX 10KE external timing parameters).