

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 33MHz |
| Connectivity | I ² C, UART/USART |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 32 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p89c664hba-00-512 |

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

DESCRIPTION

The P89C660/662/664/668 device contains a non-volatile 16KB/32KB/64KB Flash program memory that is both parallel programmable and serial In-System and In-Application Programmable. In-System Programming (ISP) allows the user to download new code while the microcontroller sits in the application. In-Application Programming (IAP) means that the microcontroller fetches new program code and reprograms itself while in the system. This allows for remote programming over a modem link. A default serial loader (boot loader) program in ROM allows serial In-System Programming of the Flash memory via the UART without the need for a loader in the Flash code. For In-Application Programming, the user program erases and reprograms the Flash memory by use of standard routines contained in ROM.

This device executes one instruction in 6 clock cycles, hence providing twice the speed of a conventional 80C51. An OTP configuration bit gives the user the option to select conventional 12-clock timing.

This device is a Single-Chip 8-Bit Microcontroller manufactured in advanced CMOS process and is a derivative of the 80C51 microcontroller family. The instruction set is 100% executing and timing compatible with the 80C51 instruction set.

The device also has four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits.

The added features of the P89C660/662/664/668 makes it a powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control.

FEATURES

- 80C51 Central Processing Unit
- On-chip Flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capability
- Boot ROM contains low level Flash programming routines for downloading via the UART
- Can be programmed by the end-user application (IAP)
- Parallel programming with 87C51 compatible hardware interface to programmer
- Six clocks per machine cycle operation (standard)
- 12 clocks per machine cycle operation (optional)
- Speed up to 20 MHz with 6 clock cycles per machine cycle (40 MHz equivalent performance); up to 33 MHz with 12 clocks per machine cycle
- Fully static operation
- RAM externally expandable to 64 kbytes
- Four interrupt priority levels
- Eight interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Power control modes
 - Clock can be stopped and resumed
 - Idle mode
 - Power-Down mode
- Programmable clock out
- Second DPTR register
- Asynchronous port reset
- Low EMI (inhibit ALE)
- I²C serial interface
- Programmable Counter Array (PCA)
 - PWM
 - Capture/compare
- Well-suited for IPMI applications

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

Table 1. Special Function Registers

| SYMBOL | DESCRIPTION | DIRECT ADDRESS | BIT ADDRESS, SYMBOL, OR ALTERNATIVE PORT FUNCTION | | | | | | | | RESET VALUE |
|--------------------|-------------------------|----------------|---|-------|---------|---------|------|------|--------|------|-------------|
| | | | MSB | | | | LSB | | | | |
| ACC* | Accumulator | E0H | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 | 00H |
| AUXR# | Auxiliary | 8EH | — | — | — | — | — | — | EXTRAM | AO | xxxxxx10B |
| AUXR1# | Auxiliary 1 | A2H | — | — | ENBOOT | — | GF2 | 0 | — | DPS | xxxxx0x0B |
| B* | B register | F0H | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 | 00H |
| CCAP0H# | Module 0 Capture High | FAH | | | | | | | | | xxxxxxxxxB |
| CCAP1H# | Module 1 Capture High | FBH | | | | | | | | | xxxxxxxxxB |
| CCAP2H# | Module 2 Capture High | FCH | | | | | | | | | xxxxxxxxxB |
| CCAP3H# | Module 3 Capture High | FDH | | | | | | | | | xxxxxxxxxB |
| CCAP4H# | Module 4 Capture High | FEH | | | | | | | | | xxxxxxxxxB |
| CCAP0L# | Module 0 Capture Low | EAH | | | | | | | | | xxxxxxxxxB |
| CCAP1L# | Module 1 Capture Low | EBH | | | | | | | | | xxxxxxxxxB |
| CCAP2L# | Module 2 Capture Low | ECH | | | | | | | | | xxxxxxxxxB |
| CCAP3L# | Module 3 Capture Low | EDH | | | | | | | | | xxxxxxxxxB |
| CCAP4L# | Module 4 Capture Low | EEH | | | | | | | | | xxxxxxxxxB |
| CCAPM0# | Module 0 Mode | C2H | — | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM1# | Module 1 Mode | C3H | — | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM2# | Module 2 Mode | C4H | — | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM3# | Module 3 Mode | C5H | — | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCAPM4# | Module 4 Mode | C6H | — | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | x0000000B |
| CCON*# | PCA Counter Control | C0H | C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 | 00x00000B |
| | | | CF | CR | — | CCF4 | CCF3 | CCF2 | CCF1 | CCF0 | |
| | | | | | | | | | | | |
| CH# | PCA Counter High | F9H | | | | | | | | | 00H |
| CL# | PCA Counter Low | E9H | | | | | | | | | 00H |
| CMOD# | PCA Counter Mode | C1H | CIDL | WDTE | — | — | — | CPS1 | CPS0 | ECF | 00xx000B |
| DPTR: | Data Pointer (2 bytes) | 83H | | | | | | | | | 00H |
| | | | | | | | | | | | |
| DPH | Data Pointer High | 82H | AF | AE | AD | AC | AB | AA | A9 | A8 | 00H |
| DPL | Data Pointer Low | | EA | EC | ES1 | ES0 | ET1 | EX1 | ET0 | EX0 | 00H |
| IEN0* | Interrupt Enable 0 | A8H | — | — | — | — | — | — | — | ET2 | xxxxxxx0B |
| IEN1* | Interrupt Enable 1 | E8 | BF | BE | BD | BC | BB | BA | B9 | B8 | |
| IP* | Interrupt Priority | B8H | PT2 | PPC | PS1 | PS0 | PT1 | PX1 | PT0 | PX0 | x0000000B |
| IPH# | Interrupt Priority High | B7H | PT2H | PPCH | PS1H | PS0H | PT1H | PX1H | PT0H | PX0H | x0000000B |
| P0* | Port 0 | 80H | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | FFH |
| | | | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | |
| | | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | |
| P1* | Port 1 | 90H | SDA | SCL | CEX2 | CEX1 | CEX0 | ECI | T2EX | T2 | FFH |
| | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | |
| | | | AD15 | AD14 | AD13 | AD12 | AD11 | AD10 | AD9 | AD8 | |
| P2* | Port 2 | A0H | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | FFH |
| | | | RD | WR | T1/CEX4 | T0/CEX3 | INT1 | INT0 | TxD | RxD | |
| | | | | | | | | | | | |
| P3* | Port 3 | B0H | | | | | | | | | FFH |
| PCON# ¹ | Power Control | 87H | | | | | | | | | 00xx000B |
| | | | SMOD1 | SMOD0 | — | POF | GF1 | GF0 | PD | IDL | |

* SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

— Reserved bits.

1. Reset value depends on reset source.

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

LOW POWER MODES

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and reduces system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power-Down mode is suggested.

Idle Mode

In the idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power-Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power-Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0 V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power-Down mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power-Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power-Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator, but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power-Down.

POWER-ON FLAG

The Power-On Flag (POF) is set by on-chip circuitry when the V_{CC} level on the P89C660/662/664/668 rises from 0 to 5 V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after Power-Down. The V_{CC} level must remain above 3 V for the POF to remain unaffected by the V_{CC} level.

Design Consideration

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, however, access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when the idle mode is terminated by reset, the instruction following the one that invokes the idle mode should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE mode is invoked by:

1. Pulling ALE low while the device is in reset and \overline{PSEN} is high;
2. Holding ALE low as RST is deactivated.

While the device is in ONCE mode, the Port 0 pins go into a float state, and the other port pins and ALE and \overline{PSEN} are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

1. to input the external clock for Timer/Counter 2, or
2. to output a 50% duty cycle clock ranging from 122 Hz to 8 MHz at a 16 MHz operating frequency (61 Hz to 4 MHz in 12 clock mode).

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T2OE in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

$$n \times \left(\frac{\text{Oscillator Frequency}}{65536} - \frac{\text{RCAP2H, RCAP2L}}{2^{16}} \right)$$

n = $\begin{matrix} 2 & \text{in 6 clock mode} \\ 4 & \text{in 12 clock mode} \end{matrix}$

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 2. External Pin Status During Idle and Power-Down mode

| MODE | PROGRAM MEMORY | ALE | \overline{PSEN} | PORT 0 | PORT 1 | PORT 2 | PORT 3 |
|------------|----------------|-----|-------------------|--------|--------|---------|--------|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data |
| Idle | External | 1 | 1 | Float | Data | Address | Data |
| Power-Down | Internal | 0 | 0 | Data | Data | Data | Data |
| Power-Down | External | 0 | 0 | Float | Data | Data | Data |

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668




Figure 1. Typical I²C Bus Configuration




Figure 2. Data Transfer on the I²C Bus

SIO1 Implementation and Operation

Figure 3 shows how the on-chip I²C bus interface is implemented, and the following text describes the individual blocks.

Input Filters and Output Stages

The input filters have I²C compatible input levels. If the input voltage is less than 1.5 V, the input logic level is interpreted as 0; if the input voltage is greater than 3.0 V, the input logic level is interpreted as 1. Input signals are synchronized with the internal clock ($f_{OSC}/4$), and spikes shorter than three oscillator periods are filtered out.

The output stages consist of open drain transistors that can sink 3mA at $V_{OUT} < 0.4$ V. These open drain outputs do not have clamping diodes to V_{DD} . Thus, if the device is connected to the I²C bus and V_{DD} is switched off, the I²C bus is not affected.

Address Register, S1ADR

This 8-bit special function register may be loaded with the 7-bit slave address (7 most significant bits) to which SIO1 will respond when programmed as a slave transmitter or receiver. The LSB (GC) is used to enable general call address (00H) recognition.

Comparator

The comparator compares the received 7-bit slave address with its own slave address (7 most significant bits in S1ADR). It also compares the first received 8-bit byte with the general call address (00H). If an equality is found, the appropriate status bits are set and an interrupt is requested.

Shift Register, S1DAT

This 8-bit special function register contains a byte of serial data to be transmitted or a byte which has just been received. Data in S1DAT is always shifted from right to left; the first bit to be transmitted is the MSB (bit 7) and, after a byte has been received, the first bit of received data is located at the MSB of S1DAT. While data is being shifted out, data on the bus is simultaneously being shifted in; S1DAT always contains the last byte present on the bus. Thus, in the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in S1DAT.

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668

Arbitration and Synchronization Logic

In the Master Transmitter mode, the arbitration logic checks that every transmitted logic 1 actually appears as a logic 1 on the I²C bus. If another device on the bus overrides a logic 1 and pulls the SDA line low, arbitration is lost, and SIO1 immediately changes from master transmitter to slave receiver. SIO1 will continue to output clock pulses (on SCL) until transmission of the current serial byte is complete.

Arbitration may also be lost in the Master Receiver mode. Loss of arbitration in this mode can only occur while SIO1 is returning a "not acknowledge: (logic 1) to the bus. Arbitration is lost when another device on the bus pulls this signal LOW. Since this can occur only at the end of a serial byte, SIO1 generates no further clock pulses. Figure 4 shows the arbitration procedure.

The synchronization logic will synchronize the serial clock generator with the clock pulses on the SCL line from another device. If two or more master devices generate clock pulses, the "mark" duration is determined by the device that generates the shortest "marks," and the "space" duration is determined by the device that generates the longest "spaces." Figure 5 shows the synchronization procedure.

A slave may stretch the space duration to slow down the bus master. The space duration may also be stretched for handshaking purposes. This can be done after each bit or after a complete byte transfer. SIO1 will stretch the SCL space duration after a byte has been transmitted or received and the acknowledge bit has been transferred. The serial interrupt flag (SI) is set, and the stretching continues until the serial interrupt flag is cleared.




Figure 4. Arbitration Procedure




Figure 5. Serial Clock Synchronization

80C51 8-bit Flash microcontroller family

P89C660/P89C662/P89C664/
P89C668

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM




Figure 9. Format and States in the Master Receiver Mode

80C51 8-bit Flash microcontroller family
 16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

**P89C660/P89C662/P89C664/
 P89C668**

Table 5. Master Receiver Mode

| STATUS CODE (S1STA) | STATUS OF THE I ² C BUS AND SIO1 HARDWARE | APPLICATION SOFTWARE RESPONSE | | | | | NEXT ACTION TAKEN BY SIO1 HARDWARE |
|---------------------|--|-------------------------------|----------|--------|--------|--------|--|
| | | TO/FROM S1DAT | TO S1CON | | | | |
| | | | STA | STO | SI | AA | |
| 08H | A START condition has been transmitted | Load SLA+R | X | 0 | 0 | X | SLA+R will be transmitted; ACK bit will be received |
| 10H | A repeated START condition has been transmitted | Load SLA+R or Load SLA+W | X X | 0 0 | 0 0 | X X | As above SLA+W will be transmitted; SIO1 will be switched to MST/TRX mode |
| 38H | Arbitration lost in NOT ACK bit | No S1DAT action or | 0 | 0 | 0 | X | I ² C bus will be released; SIO1 will enter a Slave mode A START condition will be transmitted when the bus becomes free |
| | | No S1DAT action | 1 | 0 | 0 | X | |
| 40H | SLA+R has been transmitted; ACK has been received | No S1DAT action or | 0 | 0 | 0 | 0 | Data byte will be received; NOT ACK bit will be returned |
| | | no S1DAT action | 0 | 0 | 0 | 1 | Data byte will be received; ACK bit will be returned |
| 48H | SLA+R has been transmitted; NOT ACK has been received | No S1DAT action or | 1 | 0 | 0 | X | Repeated START condition will be transmitted STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset |
| | | no S1DAT action or | 0 | 1 | 0 | X | |
| | | no S1DAT action | 1 | 1 | 0 | X | |
| 50H | Data byte has been received; ACK has been returned | Read data byte or | 0 | 0 | 0 | 0 | Data byte will be received; NOT ACK bit will be returned Data byte will be received; ACK bit will be returned |
| | | read data byte | 0 | 0 | 0 | 1 | |
| 58H | Data byte has been received; NOT ACK has been returned | Read data byte or | 1 | 0 | 0 | X | Repeated START condition will be transmitted STOP condition will be transmitted; STO flag will be reset STOP condition followed by a START condition will be transmitted; STO flag will be reset |
| | | read data byte or | 0 | 1 | 0 | X | |
| | | read data byte | 1 | 1 | 0 | X | |

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668




Figure 18. Timer/Counter 0/1 Mode 2: 8-Bit Auto-Reload




Figure 19. Timer/Counter 0 Mode 3: Two 8-Bit Counters

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668

Table 9. Timer 2 Operating Modes

| RCLK + TCLK | CP/RL2 | TR2 | MODE |
|-------------|--------|-----|---------------------|
| 0 | 0 | 1 | 16-bit Auto-reload |
| 0 | 1 | 1 | 16-bit Capture |
| 1 | X | 1 | Baud rate generator |
| X | X | 0 | (off) |




Figure 21. Timer 2 in Capture Mode

| | | | | | | | | | | | | | | | | | | |
|--|---|--------------------------|---|---|---|------|------|------|------|-------|---|---|---|---|---|---|---|--|
| T2MOD | Address = 0C9H | Reset Value = XXXX XX00B | | | | | | | | | | | | | | | | |
| Not Bit Addressable | | | | | | | | | | | | | | | | | | |
| | <table><tr><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>T2OE</td><td>DCEN</td></tr><tr><td>Bit 7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></table> | — | — | — | — | — | — | T2OE | DCEN | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| — | — | — | — | — | — | T2OE | DCEN | | | | | | | | | | | |
| Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | | | | | | |
| Symbol | Function | | | | | | | | | | | | | | | | | |
| — | Not implemented, reserved for future use.* | | | | | | | | | | | | | | | | | |
| T2OE | Timer 2 Output Enable bit. | | | | | | | | | | | | | | | | | |
| DCEN | Down Count Enable bit. When set, this allows Timer 2 to be configured as an up/down counter depending on the value of the T2EX pin. | | | | | | | | | | | | | | | | | |
| * User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate. | | | | | | | | | | | | | | | | | | |


SU01714

Figure 22. Timer 2 Mode (T2MOD) Control Register

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668



SU00542

Figure 31. Serial Port Mode 3

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

Enhanced UART

In addition to the standard operation, the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect, the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the S0CON register. The FE bit shares the S0CON.7 bit with SM0, and the function of S0CON.7 is determined by PCON.6 (SMOD0) (see Figure 32). If SMOD0 is set then S0CON.7 functions as FE. S0CON.7 functions as SM0 when SMOD0 is cleared. When used as FE, S0CON.7 can only be cleared by software (refer to Figure 33).

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in S0CON. In the 9-bit UART modes (mode 2 and mode 3), the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 34.

The 8-bit mode is called Mode 1. In this mode, the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits, and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

| | | |
|---------|---------|-----------|
| Slave 0 | SADDR = | 1100 0000 |
| | SADEN = | 1111 1101 |
| | Given = | 1100 00X0 |

| | | |
|---------|---------|-----------|
| Slave 1 | SADDR = | 1100 0000 |
| | SADEN = | 1111 1110 |
| | Given = | 1100 000X |

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

| | | |
|---------|---------|-----------|
| Slave 0 | SADDR = | 1100 0000 |
| | SADEN = | 1111 1001 |
| | Given = | 1100 0XX0 |
| Slave 1 | SADDR = | 1110 0000 |
| | SADEN = | 1111 1010 |
| | Given = | 1110 0X0X |
| Slave 2 | SADDR = | 1110 0000 |
| | SADEN = | 1111 1100 |
| | Given = | 1110 00XX |

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset, SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668




Figure 33. UART Framing Error Detection




Figure 34. UART Multiprocessor Communication, Automatic Address Recognition

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

Interrupt Priority Structure

The P89C660/662/664/668 has an 8 source four-level interrupt structure (see Table 13).

There are 4 SFRs associated with the four-level interrupt. They are the IE, IP, IEN1, and IPH (see Figures 35, 36, 37, and 38). The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 37.

The function of the IPH SFR, when combined with the IP SFR, determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

| PRIORITY BITS | | INTERRUPT PRIORITY LEVEL |
|---------------|------|----------------------------|
| IPH.x | IP.x | |
| 0 | 0 | Level 0 (lowest priority) |
| 0 | 1 | Level 1 |
| 1 | 0 | Level 2 |
| 1 | 1 | Level 3 (highest priority) |

The priority scheme for servicing the interrupts is the same as that for the 80C51, except that there are four interrupt levels rather than two (as on the 80C51). An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 13. Interrupt Table

| SOURCE | POLLING PRIORITY | REQUEST BITS | HARDWARE CLEAR? | VECTOR ADDRESS |
|-------------------------|------------------|---------------------|---------------------------------------|----------------|
| X0 | 1 | IE0 | N (L) ¹ Y (T) ² | 03H |
| SI01 (I ² C) | 2 | — | N | 2BH |
| T0 | 3 | TP0 | Y | 0BH |
| X1 | 4 | IE1 | N (L) Y (T) | 13H |
| T1 | 5 | TF1 | Y | 1BH |
| SP | 6 | RI, TI | N | 23H |
| T2 | 7 | TF2, EXF2 | N | 3BH |
| PCA | 8 | CF, CCFn n = 0–4 | N | 33H |

NOTES:

1. L = Level activated
2. T = Transition activated

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------|--|----|-----|-----|-----|-----|-----|-----|
| IEN0 (0A8H) | | EA | EC | ES1 | ES0 | ET1 | EX1 | ET0 | EX0 |
| | | Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables it. | | | | | | | |
| BIT | SYMBOL | FUNCTION | | | | | | | |
| IEN0.7 | EA | Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit. | | | | | | | |
| IEN0.6 | EC | PCA interrupt enable bit | | | | | | | |
| IEN0.5 | ES1 | I ² C interrupt enable bit. | | | | | | | |
| IEN0.4 | ES0 | Serial Port interrupt enable bit. | | | | | | | |
| IEN0.3 | ET1 | Timer 1 interrupt enable bit. | | | | | | | |
| IEN0.2 | EX1 | External interrupt 1 enable bit. | | | | | | | |
| IEN0.1 | ET0 | Timer 0 interrupt enable bit. | | | | | | | |
| IEN0.0 | EX0 | External interrupt 0 enable bit. | | | | | | | |

SU01454

Figure 35. IE Registers

80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

Reduced EMI Mode

AUXR (8EH)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|--------|----|
| – | – | – | – | – | – | EXTRAM | AO |

AUXR.1 EXTRAM (See more detailed description in Figure 53.)
AUXR.0 AO

Dual DPTR

The dual DPTR structure (see Figure 39) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS (AUXR1.0), that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxxx0x0B

AUXR1 (A2H)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|--------|---|-----|---|---|-----|
| – | – | ENBOOT | – | GF2 | 0 | – | DPS |

Where:

DPS (AUXR1.0), enables switching between DPTR0 and DPTR1.

| Select Reg | DPS |
|------------|-----|
| DPTR0 | 0 |
| DPTR1 | 1 |

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GF2 bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC AUXR1 instruction without affecting the GF2 bit.

The ENBOOT bit determines whether the BOOTROM is enabled or disabled. This bit will automatically be set if the status byte is non zero during reset or \overline{PSEN} is pulled low, ALE floats high, and $EA > V_{IH}$ on the falling edge of reset. Otherwise, this bit will be cleared during reset.




Figure 39.

DPTR Instructions

The instructions, that refer to DPTR, refer to the data pointer that is currently selected by the DPS bit (AUXR1.0). The six instructions that use the DPTR are as follows:

| | |
|-------------------|---|
| INC DPTR | Increments the data pointer by 1 |
| MOV DPTR, #data16 | Loads the DPTR with a 16-bit constant |
| MOV A, @ A+DPTR | Move code byte relative to DPTR to ACC |
| MOVX A, @ DPTR | Move external RAM (16-bit address) to ACC |
| MOVX @ DPTR, A | Move ACC to external RAM (16-bit address) |
| JMP @ A + DPTR | Jump indirect relative to DPTR |

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668

CCAPMn Address

CCAPM0

0C2H

CCAPM1

0C3H

CCAPM2

0C4H

CCAPM3

0C5H

CCAPM4

0C6H

Reset Value = X000 0000B

Not Bit Addressable

| | | | | | | | |
|--------|-------|-------|-------|------|------|------|-------|
| – | ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMn | ECCFn |
| Bit: 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| Symbol | Function |
|--------|--|
| – | Not implemented, reserved for future use*. |
| ECOMn | Enable Comparator. ECOMn = 1 enables the comparator function. |
| CAPPn | Capture Positive, CAPPn = 1 enables positive edge capture. |
| CAPNn | Capture Negative, CAPNn = 1 enables negative edge capture. |
| MATn | Match. When MATn = 1, a match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set, flagging an interrupt. |
| TOGn | Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle. |
| PWMn | Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output. |
| ECCFn | Enable CCF interrupt. Enables compare/capture flag CCFn in the CCON register to generate an interrupt. |

NOTE:

*User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

SU01100

SU01100

Figure 45. CCAPMn: PCA Modules Compare/Capture Registers

| – | ECOMn | CAPPn | CAPNn | MATn | TOGn | PWMn | ECCFn | MODULE FUNCTION |
|---|-------|-------|-------|------|------|------|-------|---|
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | No operation |
| X | X | 1 | 0 | 0 | 0 | 0 | X | 16-bit capture by a positive-edge trigger on CEXn |
| X | X | 0 | 1 | 0 | 0 | 0 | X | 16-bit capture by a negative trigger on CEXn |
| X | X | 1 | 1 | 0 | 0 | 0 | X | 16-bit capture by a transition on CEXn |
| X | 1 | 0 | 0 | 1 | 0 | 0 | X | 16-bit Software Timer |
| X | 1 | 0 | 0 | 1 | 1 | 0 | X | 16-bit High Speed Output |
| X | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 8-bit PWM |
| X | 1 | 0 | 0 | 1 | X | 0 | X | Watchdog Timer |

Figure 46. PCA Module Modes (CCAPMn Register)

PCA Capture Mode

To use one of the PCA modules in the capture mode, either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs, the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set, then an interrupt will be generated (refer to Figure 47).

16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers, and when a match occurs, an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 48).

High Speed Output Mode

In this mode, the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA

counter and the module's capture registers. To activate this mode, the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 49).

Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 50 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable by using the module's capture register CCAPL_n. When the value of the PCA CL SFR is less than the value in the module's CCAPL_n SFR, the output will be low. When it is equal to or greater than, the output will be high. When CL overflows from FF to 00, CCAPL_n is reloaded with the value in CCAPH_n. This allows PWM update without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

80C51 8-bit Flash microcontroller family

P89C660/P89C662/P89C664/
P89C668




Figure 47. PCA Capture Mode




Figure 48. PCA Compare Mode

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

DC ELECTRICAL CHARACTERISTICS

$T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}, 5\text{ V} \pm 10\% \text{ or } -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}; 5\text{ V} \pm 5\%; V_{SS} = 0\text{ V}$

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|-----------|--|--|--------------------|------------------|--------------------|--------------------------------------|
| | | | MIN | TYP ¹ | MAX | |
| V_{IL} | Input low voltage | $4.5\text{ V} < V_{CC} < 5.5\text{ V}$ | -0.5 | | $0.2 V_{CC} - 0.1$ | V |
| V_{IL2} | Input low voltage to P1.6/SCL, P1.7/SDA ¹¹ | | -0.5 | | $0.3 V_{DD}$ | V |
| V_{IH} | Input high voltage (ports 0, 1, 2, 3, \overline{EA}) | | $0.2 V_{CC} + 0.9$ | | $V_{CC} + 0.5$ | V |
| V_{IH1} | Input high voltage, XTAL1, RST | | $0.7 V_{CC}$ | | $V_{CC} + 0.5$ | V |
| V_{IH2} | Input high voltage, P1.6/SCL, P1.7/SDA ¹¹ | | $0.7 V_{DD}$ | | 6.0 | V |
| V_{OL} | Output low voltage, ports 1, 2, 3 ⁸ | $V_{CC} = 4.5\text{ V}$ $I_{OL} = 1.6\text{ mA}^2$ | – | | 0.4 | V |
| V_{OL1} | Output low voltage, port 0, ALE, \overline{PSEN} ^{7, 8} | $V_{CC} = 4.5\text{ V}$ $I_{OL} = 3.2\text{ mA}^2$ | – | | 0.45 | V |
| V_{OL2} | Output low voltage, P1.6/SCL, P1.7/SDA | $I_{OL} = 3.0\text{ mA}$ | – | | 0.4 | V |
| V_{OH} | Output high voltage, ports 1, 2, 3 ³ | $V_{CC} = 4.5\text{ V}$ $I_{OH} = -30\text{ }\mu\text{A}$ | $V_{CC} - 0.7$ | | – | V |
| V_{OH1} | Output high voltage (port 0 in external bus mode), ALE ⁹ , \overline{PSEN} ³ | $V_{CC} = 4.5\text{ V}$ $I_{OH} = -3.2\text{ mA}$ | $V_{CC} - 0.7$ | | – | V |
| I_{IL} | Logical 0 input current, ports 1, 2, 3 | $V_{IN} = 0.4\text{ V}$ | -1 | | -75 | μA |
| I_{TL} | Logical 1-to-0 transition current, ports 1, 2, 3 ⁶ | $V_{IN} = 2.0\text{ V}$ See Note 4 | – | | -650 | μA |
| I_{LI} | Input leakage current, port 0 | $0.45 < V_{IN} < V_{CC} - 0.3$ | – | | ± 10 | μA |
| I_{L2} | Input leakage current, P1.6/SCL, P1.7/SDA | $0\text{ V} < V_I < 6\text{ V}$ $0\text{ V} < V_{DD} < 5.5\text{ V}$ | – | | 10 | μA |
| I_{CC} | Power supply current (see Figure 64): Active mode (see Note 5) Idle mode (see Note 5) Power-Down mode or clock stopped (see Figure 71 for conditions) Programming and erase mode | See Note 5 $T_{amb} = 0\text{ }^{\circ}\text{C to }70\text{ }^{\circ}\text{C}$ $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ $f_{osc} = 20\text{ MHz}$ | | 20 60 | 100 125 | μA μA mA |
| R_{RST} | Internal reset pull-down resistor | | 40 | | 225 | k Ω |
| C_{IO} | Pin capacitance ¹⁰ (except \overline{EA}) | | – | | 15 | pF |

NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL} s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE pin may exceed 0.8 V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and \overline{PSEN} to momentarily fall below the $V_{CC} - 0.7$ specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2 V.
- See Figures 68 through 71 for I_{CC} test conditions and Figure 64 for I_{CC} vs Freq.
Active mode: $I_{CC(MAX)} = (2.8 \times \text{FREQ.} + 8.0)\text{mA}$ for all devices, in 6 clock mode; $(1.4 \times \text{FREQ.} + 8.0)\text{mA}$ in 12 clock mode.
Idle mode: $I_{CC(MAX)} = (1.2 \times \text{FREQ.} + 1.0)\text{mA}$ in 6 clock mode; $(0.6 \times \text{FREQ.} + 1.0)\text{mA}$ in 12 clock mode.
- This value applies to $T_{amb} = 0\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$.
- Load capacitance for port 0, ALE, and $\overline{PSEN} = 100\text{ pF}$, load capacitance for all other outputs = 80 pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
Maximum I_{OL} per port pin: 15 mA (*NOTE: This is 85 $^{\circ}\text{C}$ specification.)
Maximum I_{OL} per 8-bit port: 26 mA
Maximum total I_{OL} for all outputs: 71 mA
If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.
- Pin capacitance is characterized but not tested. Pin capacitance is less than 25 pF. Pin capacitance of ceramic package is less than 15 pF (except \overline{EA} is 25 pF).
- The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 1.5 V will be recognized as a logic 0 while an input voltage above 3.0 V will be recognized as a logic 1.

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

AC ELECTRICAL CHARACTERISTICS (12 CLOCK MODE)

$T_{amb} = 0\text{ }^{\circ}\text{C to } +70\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, or $-40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$ ^{1, 2, 3}

| SYMBOL | FIGURE | PARAMETER | VARIABLE CLOCK ⁴ | | 33 MHz CLOCK ⁴ | | UNIT |
|-----------------------|--------|---|-----------------------------|---------------------|---------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| $1/t_{CLCL}$ | 57 | Oscillator frequency | 0 | 33 | – | – | MHz |
| t_{LHLL} | 57 | ALE pulse width | $2t_{CLCL}-40$ | – | 21 | – | ns |
| t_{AVLL} | 57 | Address valid to ALE low | $t_{CLCL}-25$ | – | 5 | – | ns |
| t_{LLAX} | 57 | Address hold after ALE low | $t_{CLCL}-25$ | – | 5 | – | ns |
| t_{LLIV} | 57 | ALE low to valid instruction in | – | $4t_{CLCL}-65$ | – | 55 | ns |
| t_{LLPL} | 57 | ALE low to PSEN low | $t_{CLCL}-25$ | – | 5 | – | ns |
| t_{PLPH} | 57 | PSEN pulse width | $3t_{CLCL}-45$ | – | 45 | – | ns |
| t_{PLIV} | 57 | PSEN low to valid instruction in | – | $3t_{CLCL}-60$ | – | 30 | ns |
| t_{PXIX} | 57 | Input instruction hold after PSEN | 0 | – | 0 | – | ns |
| t_{PXIZ} | 57 | Input instruction float after PSEN | – | $t_{CLCL}-25$ | – | 5 | ns |
| t_{AVIV} | 57 | Address to valid instruction in | – | $5t_{CLCL}-80$ | – | 70 | ns |
| t_{PLAZ} | 57 | PSEN low to address float | – | 10 | – | 10 | ns |
| Data Memory | | | | | | | |
| t_{RLRH} | 58, 59 | \overline{RD} pulse width | $6t_{CLCL}-100$ | – | 82 | – | ns |
| t_{WLWH} | 58, 59 | \overline{WR} pulse width | $6t_{CLCL}-100$ | – | 82 | – | ns |
| t_{RLDV} | 58, 59 | \overline{RD} low to valid data in | – | $5t_{CLCL}-90$ | – | 60 | ns |
| t_{RHDZ} | 58, 59 | Data hold after \overline{RD} | 0 | – | 0 | – | ns |
| t_{RHDZ} | 58, 59 | Data float after \overline{RD} | – | $2t_{CLCL}-28$ | – | 32 | ns |
| t_{LLDV} | 58, 59 | ALE low to valid data in | – | $8t_{CLCL}-150$ | – | 90 | ns |
| t_{AVDV} | 58, 59 | Address to valid data in | – | $9t_{CLCL}-165$ | – | 105 | ns |
| t_{LLWL} | 58, 59 | ALE low to \overline{RD} or \overline{WR} low | $3t_{CLCL}-50$ | $3t_{CLCL}+50$ | 40 | 140 | ns |
| t_{AVWL} | 58, 59 | Address valid to \overline{WR} low or \overline{RD} low | $4t_{CLCL}-75$ | – | 45 | – | ns |
| t_{QVWX} | 58, 59 | Data valid to \overline{WR} transition | $t_{CLCL}-30$ | – | 0 | – | ns |
| t_{WHQX} | 58, 59 | Data hold after \overline{WR} | $t_{CLCL}-25$ | – | 5 | – | ns |
| t_{QVWH} | 59 | Data valid to \overline{WR} high | $7t_{CLCL}-130$ | – | 80 | – | ns |
| t_{RLAZ} | 58, 59 | \overline{RD} low to address float | – | 0 | – | 0 | ns |
| t_{WHLH} | 58, 59 | \overline{RD} or \overline{WR} high to ALE high | $t_{CLCL}-25$ | $t_{CLCL}+25$ | 5 | 55 | ns |
| External Clock | | | | | | | |
| t_{CHCX} | 61 | High time | 17 | $t_{CLCL}-t_{CLCX}$ | – | – | ns |
| t_{CLCX} | 61 | Low time | 17 | $t_{CLCL}-t_{CHCX}$ | – | – | ns |
| t_{CLCH} | 61 | Rise time | – | 5 | – | – | ns |
| t_{CHCL} | 61 | Fall time | – | 5 | – | – | ns |
| Shift Register | | | | | | | |
| t_{XLXL} | 60 | Serial port clock cycle time | $12t_{CLCL}$ | – | 360 | – | ns |
| t_{QVXH} | 60 | Output data setup to clock rising edge | $10t_{CLCL}-133$ | – | 167 | – | ns |
| t_{XHGX} | 60 | Output data hold after clock rising edge | $2t_{CLCL}-80$ | – | 50 | – | ns |
| t_{XHDX} | 60 | Input data hold after clock rising edge | 0 | – | 0 | – | ns |
| t_{XHDV} | 60 | Clock rising edge to input data valid | – | $10t_{CLCL}-133$ | – | 167 | ns |

NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all other outputs = 80 pF.
- Interfacing the microcontroller to devices with float times up to 45 ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- Parts are tested to 3.5 MHz, but guaranteed to operate down to 0 Hz.

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/ P89C668

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE

P – $\overline{\text{PSEN}}$
Q – Output data
R – $\overline{\text{RD}}$ signal
t – Time
V – Valid
W – $\overline{\text{WR}}$ signal
X – No longer a valid logic level
Z – Float

Examples: t_{AVLL} = Time for address valid to ALE low.
 t_{LLPL} = Time for ALE low to $\overline{\text{PSEN}}$ low.




Figure 57. External Program Memory Read Cycle




Figure 58. External Data Memory Read Cycle

80C51 8-bit Flash microcontroller family

16KB/32KB/64KB ISP/IAP Flash with 512B/1KB/2KB/8KB RAM

P89C660/P89C662/P89C664/
P89C668

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2

