



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"




Details




Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	320KB (320K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	56K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f522kwepmc-gsk5e2

Pin No.						Pin Name	Polarity	I/O Circuit types* ⁸	Function* ⁹
64	80	100	120	144	176				
5 ^{*1}	7 ^{*1}	9 ^{*1}	12 ^{*1}	15	19	P032	-	A	General-purpose I/O port
						A04 ^{*2, *3, *4, *5}	-		External bus/Address bit4 output (0)
						SCS43_1	-		Serial chip select 43 output (1)
						PPG30_0	-		PPG ch.30 output (0)
						TOT3_0	-		Reload timer ch.3 output (0)
						RTO2_1	-		Waveform generator ch.2 output pin (1)
6 ^{*1}	8 ^{*1}	10 ^{*1}	13 ^{*1}	16	20	P033	-	A	General-purpose I/O port
						A05 ^{*2, *3, *4, *5}	-		External bus/Address bit5 output (0)
						PPG31_0	-		PPG ch.31 output (0)
						ICU3_3	-		Input capture ch.3 input (3)
						TIN4_0	-		Reload timer ch.4 event input (0)
						RTO1_1	-		Waveform generator ch.1 output pin (1)
						SCK3_2	-		Multi-function serial ch.3 clock I/O (2)
7 ^{*1}	9 ^{*1}	11 ^{*1}	14 ^{*1}	17	21	P034	-	A	General-purpose I/O port
						A06 ^{*2, *3, *4, *5}	-		External bus/Address bit6 output (0)
						OCU11_1	-		Output compare ch.11 output (1)
						ICU2_3	-		Input capture ch.2 input (3)
						TIN5_0	-		Reload timer ch.5 event input (0)
						RTO0_1	-		Waveform generator ch.0 output pin (1)
						SOT3_2	-		Multi-function serial ch.3 serial data output (2)
-	-	12	15	18	22	P150	-	F	General-purpose I/O port
						SOT8_0/ SDA8	-		Multi-function serial ch.8 serial data output (0)/ I ² C bus serial data I/O
						OCU10_1	-		Output compare ch.10 output (1)
						TRG6_0	-		PPG trigger 6 input (0)
						ICU1_3	-		Input capture ch.1 input (3)
						TIN6_0	-		Reload timer ch.6 event input (0)
						P151	-		General-purpose I/O port
8 ^{*1}	10 ^{*1}	13	16	19	23	SCK8_0/ SCL8 ^{*2, *3}	-	F	Multi-function serial ch.8 clock I/O (0)/ I ² C bus serial clock I/O
						OCU9_1	-		Output compare ch.9 output (1)
						TRG7_0	-		PPG trigger 7 input (0)
						ICU0_3	-		Input capture ch.0 input (3)
						TIN7_0	-		Reload timer ch.7 event input (0)
						ZIN0_2	-		U/D counter ch.0 ZIN input (2)
						DTT1_1	-		Waveform generator ch.1 input pin (1)

Pin No.						Pin Name	Polarity	I/O Circuit types* ⁸	Function* ⁹	
64	80	100	120	144	176					
58	72	88	104	123	151	RSTX	N	M	External reset input	
-	-	-	-	124	152	P131	-	A	General-purpose I/O port	
-	-	-	-	124		ADTG0_0	-		A/D converter external trigger input 0 (0)	
-	-	-	105	125	153	P132	-	A	General-purpose I/O port	
-	-	-	105	125		SCS1_0	-		Serial chip select 1 I/O (0)	
-	-	-	105	125		ADTG1_0	-		A/D converter external trigger input 1 (0)	
-	-	89	106	126	154	P133	-	A	General-purpose I/O port	
-	-	89	106	126		TX2(64)	-		CAN transmission data 2 output	
-	-	90	107	127	155	P134	-	F	General-purpose I/O port	
-	-	90	107	127		RX2(64)	-		CAN reception data 2 input	
-	-	90	107	127		SCS1_1	-		Serial chip select 1 I/O (1)	
-	-	90	107	127		ICU7_0	-		Input capture ch.7 input (0)	
-	-	90	107	127		INT7_0	-		INT7 External interrupt input (0)	
-	-	91	108	128	156	P144	-	F	General-purpose I/O port	
-	-	91	108	128		SCK1_1	-		Multi-function serial ch.1 clock I/O (1)	
-	-	94* ¹	111* ¹	131	159	P000	-	F	General-purpose I/O port	
-	-	94* ¹				D16* ^{4, *5}	-		External bus data bit16 I/O (0)	
-	-	94* ¹				SIN1_0	-		Multi-function serial ch.1 serial data input (0)	
-	-	94* ¹				TIOA0_1* ⁴	-		TIOA output of Base timer ch.0 (1)	
-	-	94* ¹				INT2_0	-		INT2 External interrupt input (0)	
-	75* ¹	95* ¹	112* ¹	132	160	P001	-	A	General-purpose I/O port	
-	75* ¹	95* ¹				D17* ^{3, *4, *5}	-		External bus data bit17 I/O	
-	-	-	113* ¹	133		SOT1_0* ³	-		Multi-function serial ch.1 serial data output (0)	
-	-	-				TIOA1_1	-		TIOA I/O of Base timer ch.1 (1)	
-	-	-	113* ¹	133	161	P002	-	F	General-purpose I/O port	
-	-	-				D18* ⁵	-		External bus data bit18 I/O	
-	-	-				SCK1_0	-		Multi-function serial ch.1 clock I/O (0)	
-	-	-				TIOB0_1	-		TIOB input of Base timer ch.0 (1)	
-	76* ¹	96* ¹	114* ¹	134	162	P003	-	F	General-purpose I/O port	
-	76* ¹	96* ¹				D19* ^{3, *4, *5}	-		External bus data bit19 I/O	
-	76* ¹	96* ¹				SIN2_0	-		Multi-function serial ch.2 serial data input (0)	
-	76* ¹	96* ¹				TIOB1_1	-		TIOB input of Base timer ch.1 (1)	
-	76* ¹	96* ¹				INT3_0	-		INT3 External interrupt input (0)	
-	-	-	-	135	163	P004	-	A	General-purpose I/O port	
-	-	-				D20	-		External bus data bit20 I/O (0)	
-	-	-				SOT2_0	-		Multi-function serial ch.2 serial data output (0)	
-	-	-	-	-	164	P164	-	A	General-purpose I/O port	
-	-	-	-	-		PPG32_1	-		PPG ch.32 output (1)	

4. I/O Circuit Type

Type	Circuit	Remarks
A	 <p>Pull-up control Digital output Digital output Standby control Automotive input</p>	<ul style="list-style-type: none"> General-purpose I/O port Output 4 mA Pull-up resistor control 50 kΩ Automotive input
B	 <p>Pull-up control Digital output Digital output Standby control Analog input Automotive input</p>	<ul style="list-style-type: none"> Analog input, General-purpose I/O port Output 4 mA Pull-up resistor control 50 kΩ Automotive input
C	 <p>Pull-up control Digital output Digital output Standby control Automotive input DAC output</p>	<ul style="list-style-type: none"> DAC output, General-purpose I/O port Output 4 mA Pull-up resistor control 50 kΩ Automotive input

Type	Circuit	Remarks
G	 <p>Pull-up control Digital output Digital output CMOS-hys input Standby control Analog input</p>	<ul style="list-style-type: none"> Analog input, General-purpose I/O port Output 4 mA Pull-up resistor control 50 kΩ CMOS hysteresis input
H	 <p>Pull-up control Digital output Digital output Automotive input Standby control Analog input</p>	<ul style="list-style-type: none"> Analog input, General-purpose I/O port Output 12 mA Pull-up resistor control 50 kΩ Automotive input
I	 <p>Digital output Digital output CMOS-hys input Standby control</p>	<ul style="list-style-type: none"> General-purpose I/O port (5 V tolerant) Output 4 mA CMOS hysteresis input

absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70 % relative humidity, and at temperatures between 5 °C and 30 °C.
When you open Dry Package that recommends humidity 40 % to 70 % relative humidity.
- (3) When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■ Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125 °C/24 h

■ Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40 % and 70 %. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

6. Handling Devices

This section explains the latch-up prevention and pin processing.

- For latch-up prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC and VSS pins, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply (AVCC, AVRH) and analog input must not exceed the digital power supply (VCC) when the power supply to the analog system is turned on or off.

In the correct power-on sequence of the microcontroller, turn on the digital power supply (VCC) and analog power supplies (AVCC, AVRH) simultaneously. Or, turn on the digital power supply (VCC), and then turn on analog power supplies (AVCC, AVRH).

- Treatment of unused pins


If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect at least a 2 kΩ resistor to each of the unused pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for releasing or they must be set to the input state and treated in the same way as for the input pins.

- Power supply pins

The device is designed to ensure that if the device contains multiple VCC or VSS pins, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Figure 1 Power Supply Input Pins



The power supply pins should be connected to VCC and VSS pins of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between VCC and VSS pins.

■ Crystal oscillation circuit

An external noise to the X0 or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out X0 and X1 pins, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 and X1 pins by ground circuits.

■ Mode pins (MD1, MD0)

Connect the MD1 and MD0 mode pins to the VCC or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and VCC or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

■ During power-on

To prevent a malfunction of the voltage step-down circuit built in the device, the voltage rising must be monotonic during power-on.

■ Notes during PLL clock operation

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self-oscillator circuit built in the PLL clock. This operation is not guaranteed.

■ Treatment of A/D converter power supply pins

Connect the pins to have AVCC = AVRH = VCC and AVSS/AVRL = VSS even if the A/D converter is not used.

■ Notes on using external clock

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

■ Power-on sequence of A/D converter analog inputs

Be sure to turn on the digital power supply (Vcc) first, and then turn on the A/D converter power supplies (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN47). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply (Vcc). When the AVRH pin voltage is turned on or off, it must not exceed AVCC. Even if a common analog input pin is used as an input port, its input voltage must not exceed AVcc. (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

■ Treatment of C pin

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

Note: Please see the latest data sheet for a detailed specification of the operation voltage.

■ Function switching of a multiplexed port

To switch between the port function and the multiplexed pin function, use the PFR (port function register). However, if a pin is also used for an external bus, its function is switched by the external bus setting. For details, see "I/O PORTS" in the hardware manual.

■ Low-power consumption mode

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in "Activating the sleep mode, watch mode, or stop mode" or "Activating the watch mode (power-off) or stop mode(power-off)" of "POWER CONSUMPTION CONTROL" in the hardware manual.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000258 _H to 0002C0 _H	—	—	—	—	Reserved	
0002C4 _H to 0002FC _H	—	—	—	—	Reserved	
000300 _H to 00030C _H	—	—	—	—	Reserved	
000310 _H	—	—	MPUCR [R/W] H 000000-0 ---0100		MPU [S] (Only CPU core can access this area)	
000314 _H	—	—	—	—		
000318 _H	—					
00031C _H	—	—	DPVAR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
000320 _H	DPVSR [R/W] H ----- 00000~0					
000324 _H	—	—	DEAR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
000328 _H	DESR [R/W] H ----- 00000~0					
00032C _H	—	—	PABR0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000			
000330 _H	PACR0 [R/W] H 000000-0 00000--0					
000334 _H	—	—	PABR1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000			
000338 _H	—	—	PACR1 [R/W] H 000000-0 00000--0			
000340 _H	PABR2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000344 _H	—	—	PACR2 [R/W] H 000000-0 00000--0			
000348 _H	PABR3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00034C _H	—	—	PACR3 [R/W] H 000000-0 00000--0			
000350 _H	PABR4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000354 _H	—	—	PACR4 [R/W] H 000000-0 00000--0			
000358 _H	PABR5 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
00035C _H	—	—	PACR5 [R/W] H 000000-0 00000--0			
000360 _H	PABR6 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000					
000364 _H	—	—	PACR6 [R/W] H 000000-0 00000--0			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
000368H	PABR7 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				MPU [S] (Only CPU core can access this area)
00036CH	—	—	PACR7 [R/W] H 000000-0 00000--0		
000370H to 0003ACH	—				Reserved [S]
0003B0H to 0003FCH	—	—	—	—	Reserved [S]
000400H	ICSEL0 [R/W] B,H,W ----000	ICSEL1 [R/W] B,H,W ----000	ICSEL2 [R/W] B,H,W -----0	ICSEL3 [R/W] B,H,W -----0	DMA request generation and clear
000404H	—	ICSEL5 [R/W] B,H,W ----000	ICSEL6 [R/W] B,H,W ---0000	ICSEL7 [R/W] B,H,W ---0000	
000408H	ICSEL8 [R/W] B,H,W ----00	ICSEL9 [R/W] B,H,W -----00	ICSEL10 [R/W] B,H,W -----00	ICSEL11 [R/W] B,H,W -----000	
00040CH	—	ICSEL13 [R/W] B,H,W -----00	ICSEL14 [R/W] B,H,W -----00	ICSEL15 [R/W] B,H,W -----00	
000410H	ICSEL16 [R/W] B,H,W ----0000	ICSEL17 [R/W] B,H,W -----00	ICSEL18 [R/W] B,H,W ---00000	ICSEL19 [R/W] B,H,W -----000	
000414H	ICSEL20 [R/W] B,H,W ----000	ICSEL21 [R/W] B,H,W -----00	ICSEL22 [R/W] B,H,W -----00	ICSEL23 [R/W] B,H,W -----00	
000418H	IRPR0H [R] B,H,W 00-----	IRPR0L [R] B,H,W 00-----	IRPR1H [R] B,H,W 00-----	IRPR1L [R] B,H,W 00-----	Interrupt Request Batch Reading Register
00041CH	—	—	IRPR3H [R] B,H,W 000000--	IRPR3L [R] B,H,W 000000--	
000420H	IRPR4H [R] B,H,W 0000----	IRPR4L [R] B,H,W 0000----	IRPR5H [R] B,H,W 0000----	IRPR5L [R] B,H,W 000----	
000424H	IRPR6H [R] B,H,W --00----	IRPR6L [R] B,H,W 0000----	IRPR7H [R] B,H,W -0-00---	IRPR7L [R] B,H,W -----00	
000428H	IRPR8H [R] B,H,W --0-----	IRPR8L [R] B,H,W -00-----	IRPR9H [R] B,H,W -0-----	IRPR9L [R] B,H,W -0-----	
00042CH	IRPR10H [R] B,H,W -0-----	IRPR10L [R] B,H,W -0-----	IRPR11H [R] B,H,W 0-----	IRPR11L [R] B,H,W 0-----	
000430H	IRPR12H [R] B,H,W --0000--	IRPR12L [R] B,H,W ----00--	IRPR13H [R] B,H,W 00-----	IRPR13L [R] B,H,W 00-----	
000434H	IRPR14H [R] B,H,W 00000000	IRPR14L [R] B,H,W 00000000	IRPR15H [R] B,H,W 000-----	IRPR15L [R] B,H,W 0000000-	
000438H	ICSEL24 [R/W] B,H,W ----00	ICSEL25 [R/W] B,H,W ---00000	ICSEL26 [R/W] B,H,W -----0	ICSEL27 [R/W] B,H,W -----0	DMA request generation and clear
00043CH	—	—	—	—	Reserved [S]

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
000FDC _H	IPCP6 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 6,7 32-bit ICU	
000FE0 _H	IPCP7 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FE4 _H	—	—	—	ICS67 [R/W] B,H,W 00000000		
000FE8 _H	IPCP8 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 8,9 32-bit ICU	
000FEC _H	IPCP9 [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FF0 _H	—	—	—	ICS89 [R/W] B,H,W 00000000		
000FF4 _H	MSCY8 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Input Capture 8,9 32-bit ICU Cycle measurement data register 89	
000FF8 _H	MSCY9 [R] H,W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000FFC _H	—	—	MSCH89 [R] B,H,W 00000000	MSCL89 [R/W] B,H,W -----00		
001000 _H	SACR [R/W] B,H,W -----0	PICD [R/W] B,H,W ----0011	—	—	Clock Control	
001004 _H to 00112C _H	—	—	—	—	Reserved	
001130 _H	—	—	—	CRCCR [R/W] B,H,W -0000000	CRC calculation unit	
001134 _H	CRCINIT [R/W] B,H,W 11111111 11111111 11111111 11111111					
001138 _H	CRCIN [R/W] B,H,W 00000000 00000000 00000000 00000000					
00113C _H	CRCR [R] B,H,W 11111111 11111111 11111111 11111111					
001140 _H to 0011FC _H	—	—	—	—	Reserved	
001200 _H	TCGS [R/W] B,H,W -----00	—	—	TCGSE [R/W] B,H,W -----000	16-bit Free-run timer synchronous activation	
001204 _H	CPCLR0/CPCLR0 [W] H,W 11111111 11111111		TCDT0 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 0	
001208 _H	TCCS0 [R/W] B,H,W 00000000 01000000 ----0000 -----					
00120C _H	CPCLR1/CPCLR1 [W] H,W 11111111 11111111		TCDT1 [R/W] H,W 00000000 00000000			
001210 _H	TCCS1 [R/W] B,H,W 00000000 01000000 ----0000 -----				16-bit Free-run Timer 1	
001214 _H	CPCLR2/CPCLR2 [W] H,W 11111111 11111111		TCDT2 [R/W] H,W 00000000 00000000		16-bit Free-run Timer 2	
001218 _H	TCCS2 [R/W] B,H,W 00000000 01000000 ----0000 -----					

Address	Address offset value / Register name				Block	
	+0	+1	+2	+3		
001448 _H	ADNCS0[R/W] B,H,W 0-000-00	ADNCS1[R/W] B,H,W 0-000-00	ADNCS2[R/W] B,H,W 0-000-00	ADNCS3[R/W] B,H,W 0-000-00	12-bit A/D converter 1/2 unit	
00144C _H	ADNCS4[R/W] B,H,W 0-000-00	ADNCS5[R/W] B,H,W 0-000-00	ADNCS6[R/W] B,H,W 0-000-00	ADNCS7[R/W] B,H,W 0-000-00		
001450 _H	ADNCS8[R/W] B,H,W 0-000-00	ADNCS9[R/W] B,H,W 0-000-00	ADNCS10[R/W] B,H,W 0-000-00	ADNCS11[R/W] B,H,W 0-000-00		
001454 _H	ADNCS12[R/W] B,H,W 0-000-00	ADNCS13[R/W] B,H,W 0-000-00	ADNCS14[R/W] B,H,W 0-000-00	ADNCS15[R/W] B,H,W 0-000-00		
001458 _H	ADPRTF0[R] B,H,W 00000000 00000000 00000000 00000000					
00145C _H	ADEOCF0[R] B,H,W 11111111 11111111 11111111 11111111					
001460 _H	ADCS0[R] B,H,W 0-----		ADCH0[R] B,H,W ----00000	ADMD0[R/W] B,H,W 0---0000		
001464 _H	ADSTPCS0[R/W] B,H,W 00000000	ADSTPCS1[R/W] B,H,W 00000000	ADSTPCS2[R/W] B,H,W 00000000	ADSTPCS3[R/W] B,H,W 00000000		
001468 _H	ADSTPCS4[R/W] B,H,W 00000000	ADSTPCS5[R/W] B,H,W 00000000	ADSTPCS6[R/W] B,H,W 00000000	ADSTPCS7[R/W] B,H,W 00000000		
00146C _H	—					
001470 _H	ADTSS1[R/W] B,H,W -----0	—	—	—	12-bit A/D converter 2/2 unit	
001474 _H	ADTSE1[R/W] B,H,W -----00000000 00000000					
001478 _H	ADCOMP32/ADCOMPB32[R/W] H,W 00000000 00000000		ADCOMP33/ADCOMPB33[R/W] H,W 00000000 00000000			
00147C _H	ADCOMP34/ADCOMPB34[R/W] H,W 00000000 00000000		ADCOMP35/ADCOMPB35[R/W] H,W 00000000 00000000			
001480 _H	ADCOMP36/ADCOMPB36[R/W] H,W 00000000 00000000		ADCOMP37/ADCOMPB37[R/W] H,W 00000000 00000000		12-bit A/D converter 2/2 unit	
001484 _H	ADCOMP38/ADCOMPB38[R/W] H,W 00000000 00000000		ADCOMP39/ADCOMPB39[R/W] H,W 00000000 00000000			
001488 _H	ADCOMP40/ADCOMPB40[R/W] H,W 00000000 00000000		ADCOMP41/ADCOMPB41[R/W] H,W 00000000 00000000			
00148C _H	ADCOMP42/ADCOMPB42[R/W] H,W 00000000 00000000		ADCOMP43/ADCOMPB43[R/W] H,W 00000000 00000000			
001490 _H	ADCOMP44/ADCOMPB44[R/W] H,W 00000000 00000000		ADCOMP45/ADCOMPB45[R/W] H,W 00000000 00000000			
001494 _H	ADCOMP46/ADCOMPB46[R/W] H,W 00000000 00000000		ADCOMP47/ADCOMPB47[R/W] H,W 00000000 00000000			
001498 _H to 0014B4 _H	—	—	—	—	Reserved	

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
0018B8 _H	SCR9/(IBCR9) [R/W] B,H,W 0--00000	SMR9[R/W] B,H,W 000-00-0	SSR9[R/W] B,H,W 0-000011	ESCR9/(IBSR9)[R/W]] B,H,W 00000000	Multi-UART9 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset. *3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because LIN2.1 mode is not set immediately after reset.
0018BC _H	— /(RDR19/(TDR19))[R/W] B,H,W ----- * ³	— RDR09/(TDR09)[R/W] B,H,W -----0 00000000 * ¹			
0018C0 _H	SACSR9[R/W] B,H,W 0---000 00000000	STMR9[R] B,H,W 00000000 00000000			
0018C4 _H	STMCR9[R/W] B,H,W 00000000 00000000	— /(SCSCR9/SFUR9)[R/W] B,H,W ----- * ³ * ⁴			
0018C8 _H	— /(SCSTR39)/ (LAMSR9) [R/W] B,H,W ----- * ³	— /(SCSTR29)/ (LAMCR9) [R/W] B,H,W ----- * ³	— /(SCSTR19)/ (SFLR19) [R/W] B,H,W ----- * ³	— /(SCSTR09)/ (SFLR09) [R/W] B,H,W ----- * ³	
0018CC _H	—	— /(SCSFR29) [R/W] B,H,W ----- * ³	— /(SCSFR19) [R/W] B,H,W ----- * ³	— /(SCSFR09) [R/W] B,H,W ----- * ³	
0018D0 _H	—/(TBYTE39)/ (LAMESR9) [R/W] B,H,W ----- * ³	—/(TBYTE29)/ (LAMERT9) [R/W] B,H,W ----- * ³	—/(TBYTE19)/ (LAMIERT9) [R/W] B,H,W ----- * ³	TBYTE09/(LAMRID9) / (LAMTIID9) [R/W] B,H,W 00000000	
0018D4 _H	BGR9[R/W] H, W 00000000 00000000	— /(ISMK9)[R/W] B,H,W ----- * ²	— /(ISBA9)[R/W] B,H,W ----- * ²		
0018D8 _H	FCR19[R/W] B,H,W ---00100	FCR09[R/W] B,H,W -00000000	FBYTE9[R/W] B,H,W 00000000 00000000		
0018DC _H	FTICR9[R/W] B,H,W 00000000 00000000	—	—		
0018E0 _H	SCR10/(IBCR10) [R/W] B,H,W 0--00000	SMR10[R/W] B,H,W 000-00-0	SSR10[R/W] B,H,W 0-000011	ESCR10/(IBSR10) [R/W] B,H,W 00000000	Multi-UART10 *1: Byte access is possible only for access to lower 8 bits. *2: Reserved because I ² C mode is not set immediately after reset.
0018E4 _H	— /(RDR110/(TDR110))[R/W] B,H,W ----- * ³	— RDR010/(TDR010)[R/W] B,H,W -----0 00000000 * ¹			
0018E8 _H	SACSR10[R/W] B,H,W 0---000 00000000	STMR10[R] B,H,W 00000000 00000000			
0018EC _H	STMCR10[R/W] B,H,W 00000000 00000000	— /(SCSCR10/SFUR10)[R/W] B,H,W ----- * ³ * ⁴			

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
001BD0H	PCN22 [R/W] B,H,W 00000000 000000-0		PCSR22 [W] H,W XXXXXXXX XXXXXXXX		PPG22
001BD4H	PDUT22 [W] H,W XXXXXXXXX XXXXXXXXX		PTMR22 [R] H,W 11111111 11111111		
001BD8H	PCN222 [R/W] B,H,W --000000 ----110		PSDR22 [R/W] H,W 00000000 00000000		
001BDCH	PTPC22 [R/W] H,W 00000000 00000000	—	—	—	
001BE0H	PCN23 [R/W] B,H,W 00000000 000000-0		PCSR23 [W] H,W XXXXXXXX XXXXXXXX		PPG23
001BE4H	PDUT23 [W] H,W XXXXXXXXX XXXXXXXXX		PTMR23 [R] H,W 11111111 11111111		
001BE8H	PCN223 [R/W] B,H,W --000000 ----110		PSDR23 [R/W] H,W 00000000 00000000		
001BECH	PTPC23 [R/W] H,W 00000000 00000000	—	—	—	
001BF0H	PCN24 [R/W] B,H,W 00000000 000000-0		PCSR24 [W] H,W XXXXXXXX XXXXXXXX		PPG24
001BF4H	PDUT24 [W] H,W XXXXXXXXX XXXXXXXXX		PTMR24 [R] H,W 11111111 11111111		
001BF8H	PCN224 [R/W] B,H,W --000000 ----110		PSDR24 [R/W] H,W 00000000 00000000		
001BFCH	PTPC24 [R/W] H,W 00000000 00000000	—	—	—	
001C00H	PCN25 [R/W] B,H,W 00000000 000000-0		PCSR25 [W] H,W XXXXXXXX XXXXXXXX		PPG25
001C04H	PDUT25 [W] H,W XXXXXXXXX XXXXXXXXX		PTMR25 [R] H,W 11111111 11111111		
001C08H	PCN225 [R/W] B,H,W --000000 ----110		PSDR25 [R/W] H,W 00000000 00000000		
001C0CH	PTPC25 [R/W] H,W 00000000 00000000	—	—	—	
001C10H	PCN26 [R/W] B,H,W 00000000 000000-0		PCSR26 [W] H,W XXXXXXXX XXXXXXXX		PPG26
001C14H	PDUT26 [W] H,W XXXXXXXXX XXXXXXXXX		PTMR26 [R] H,W 11111111 11111111		
001C18H	PCN226 [R/W] B,H,W --000000 ----110		PSDR26 [R/W] H,W 00000000 00000000		
001C1CH	PTPC26 [R/W] H,W 00000000 00000000	—	—	—	
001C20H	PCN27 [R/W] B,H,W 00000000 000000-0		PCSR27 [W] H,W XXXXXXXX XXXXXXXX		PPG27
001C24H	PDUT27 [W] H,W XXXXXXXXX XXXXXXXXX		PTMR27 [R] H,W 11111111 11111111		PPG27
001C28H	PCN227 [R/W] B,H,W --000000 ----110		PSDR27 [R/W] H,W 00000000 00000000		
001C2CH	PTPC27 [R/W] H,W 00000000 00000000	—	—	—	PPG27

Address	Address offset value / Register name				Block
	+0	+1	+2	+3	
002244H	IF2MSK22 [R/W] B,H,W 11-11111 11111111		IF2MSK12 [R/W] B,H,W 11111111 11111111		
002248H	IF2ARB22 [R/W] B,H,W 00000000 00000000		IF2ARB12 [R/W] B,H,W 00000000 00000000		
00224CH	IF2MCTR2 [R/W] B,H,W 00000000 0---0000		—		
002250H	IF2DTA12 [R/W] B,H,W 00000000 00000000		IF2DTA22 [R/W] B,H,W 00000000 00000000		
002254H	IF2DTB12 [R/W] B,H,W 00000000 00000000		IF2DTB22 [R/W] B,H,W 00000000 00000000		
002258H	—	—	—	—	
00225CH	—	—	—	—	
002260H, 002264H	Reserved (IF2 data mirror)				
002268H to 00227CH	—				
002280H	TREQR22 [R] B,H,W 00000000 00000000		TREQR12 [R] B,H,W 00000000 00000000		CAN2 (64msb)
002284H	TREQR42 [R] B,H,W 00000000 00000000		TREQR32 [R] B,H,W 00000000 00000000		
002288H	—	—	—	—	
00228CH	—	—	—	—	
002290H	NEWDT22 [R] B,H,W 00000000 00000000		NEWDT12 [R] B,H,W 00000000 00000000		
002294H	NEWDT42 [R] B,H,W 00000000 00000000		NEWDT32 [R] B,H,W 00000000 00000000		
002298H	—	—	—	—	
00229CH	—	—	—	—	
0022A0H	INTPND22 [R] B,H,W 00000000 00000000		INTPND12 [R] B,H,W 00000000 00000000		
0022A4H	INTPND42 [R] B,H,W 00000000 00000000		INTPND32 [R] B,H,W 00000000 00000000		
0022A8H	—	—	—	—	
0022ACH	—	—	—	—	
0022B0H	MSGVAL22 [R] B,H,W 00000000 00000000		MSGVAL12 [R] B,H,W 00000000 00000000		
0022B4H	MSGVAL42 [R] B,H,W 00000000 00000000		MSGVAL32 [R] B,H,W 00000000 00000000		
0022B8H	—	—	—	—	
0022BCH	—	—	—	—	
0022C0H to 0022FCH	—				
002300H	DFCTLR [R/W] B,H,W -0-----		—	DFSTR [R/W] B,H,W -----001	WorkFlash
002304H	—	—	—	—	
002308H	FLIFCTLR [R/W] B,H,W ---0--00	—	FLIFFER1 [R/W] B,H,W -----	FLIFFER2 [R/W] B,H,W -----	Flash / WorkFlash

Interrupt Factor	Interrupt number		Interrupt Level	Offset	Default Address for TBR	RN
	Decimal	Hexa Decimal				
32-bit ICUS (fetching/measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/ 47	57	39	ICR41	318H	000FFF18H	41
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314H	000FFF14H	42
32-bit OCU 8/9 (match)	59	3B	ICR43	310H	000FFF10H	43
-	60	3C	ICR44	30CH	000FFF0CH	44
-						
Base timer 1 IRQ0						
Base timer 1 IRQ1	61	3D	ICR45	308H	000FFF08H	45
-						
-						
DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304H	000FFF04H	-
Delay interrupt	63	3F	ICR47	300H	000FFF00H	-
System reserved (Used for REALOS)	64	40	-	2FCH	000FFEFCCH	-
System reserved (Used for REALOS)	65	41	-	2F8H	000FFEF8H	-
Used with the INT instruction	66	42	-	2F4H	000FFEF4H	-
	255	FF		000H	000FFC00H	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

*1: It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

*2: Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

*3: PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

*4: The clock calibration unit does not support a DMA transfer by the interrupt.

*5: 32-bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

*6: There is no resource corresponding to the interrupt level.

*7: It does not support a DMA transfer by the external low-voltage detection interrupt.

(4-1-7) Bit setting: SMR:MD2 = 0, SMR:MD1 = 1, SMR:MD0 = 0,

When Serial chip select is used : SCSCR:CSEN = 1,

Serial clock output mark level "H" : SMR,SCSFR:SCINV = 0,

Serial chip select Inactive level "L" : SCSCR,SCSFR:CSLVL = 0

(TA: -40 °C to +125 °C, V_{CC} = AV_{CC} = 5.0 V ± 10 %/V_{CC} = AV_{CC} = 3.3V±0.3V, V_{SS} = AV_{SS} = 0.0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS↑→SCK↓ setup time	t _{CSSSI}	SCK1 , SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11	-	t _{CSSU-50} *1	t _{CSSU+0} *1	ns	Internal shift clock mode output pin : C _L = 50 pF
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t _{CSSU-50} *1	t _{CSSU+300} *1	ns	
SCK↑→SCS↓ hold time	t _{CSSH}	SCK1 to SCK2, SCK5 to SCK11 SCS1 , SCS2, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t _{CSSH-10} *2	t _{CSSH+50} *2	ns	
		SCK3 , SCK4 SCS3 , SCS40 to SCS43		t _{CSSH-300} *2	t _{CSSH+50} *2	ns	
SCS deselect time	t _{CSDI}	SCS1 to SCS3, SCS40 to SCS43, SCS50 to SCS53, SCS60 to SCS63, SCS70 to SCS73, SCS8 to SCS11		t _{CSDS-50} *3	t _{CSDS+50} *3	ns	

Flash Memory

(1) Electrical Characteristics

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	–	200	800	ms	8 Kbytes sector ^{*1} , excluding internal preprogramming time
	–	300	1100	ms	8 Kbytes sector ^{*1} , including internal preprogramming time
	–	400	2000	ms	64 Kbytes sector ^{*1} , excluding internal preprogramming time
	–	700	3700	ms	64 Kbytes sector ^{*1} , including internal preprogramming time
8-bit writing time	–	9	288	μs	Exclusive of overhead time at system level ^{*1}
16-bit writing time	–	12	384	μs	Exclusive of overhead time at system level ^{*1}
ECC writing time	–	9	288	μs	Exclusive of overhead time at system level ^{*1}
Erase cycle ^{*2} / Data retain time	1,000 cycles/ 20 years, 10,000 cycles/ 10 years, 100,000 cycles/ 5 years	–	–	–	Average $T_A = +85^\circ\text{C}$ ^{*3}

*1: The guaranteed value for erasure up to 100,000 cycles.

*2: Number of erase cycles for each sector.

*3: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at $+85^\circ\text{C}$).

(2) Notes

While the Flash memory is written or erased, shutdown of the external power (V_{cc}) is prohibited.

In the application system where V_{cc} might be shut down while writing or erasing, be sure to turn the power off by using an external voltage detection function.

To put it concretely, after the external power supply voltage falls below the detection voltage (V_{DL}), hold V_{cc} at 2.7 V or more within the duration calculated by the following expression:

$$T_d^* [\mu\text{s}] + (\text{period of PCLK } [\mu\text{s}] \times 257) + 50 [\mu\text{s}]$$

*: See "4.AC Characteristics (8) Low-voltage detection (External low-voltage detection)"

D/A Converter



(T_A: -40 °C to +125 °C, V_{CC} = AV_{CC} = 5.0 V ± 10 %/V_{CC} = AV_{CC} = 3.3 V ± 0.3 V, V_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Pin Name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Resolution	-	-	-	-	-	8	bit	
Differential linearity error	-	-	-	-	-	± 3.0	LSB	
Conversion time	-	-	-	0.47	0.58	0.69	μs	C _L = 20
			-	2.37	2.90	3.43	μs	C _L = 100
Output impedance	R _O	DA0, DA1	-	3.1	3.8	4.5	kΩ	
Power supply current *1	I _A	AV _{CC}	-	-	475	580	μA	Each channel
	I _{AH}	AV _{CC}	-	-	-	7.5	μA	When powerdown Each channel

*1: The power supply current described only current value on D/A converter.

The total AV_{CC} current value must be calculated the power supply current for D/A converter and A/D converter.

MB91F526



15. Ordering Information MB91F52xxxD

Part Number	Sub Clock	CSV Initial Value	LVD Initial Value	Package*
MB91F526LWDPMC	Yes	ON	ON	LQP • 176 pin, Plastic
MB91F526LJDPMC		OFF	ON	
MB91F525LWDPMC		ON	ON	
MB91F525LJDPMC		OFF	ON	
MB91F524LWDPMC		ON	ON	
MB91F524LJDPMC		OFF	ON	
MB91F523LWDPMC		ON	ON	
MB91F523LJDPMC		OFF	ON	
MB91F522LWDPMC		ON	ON	
MB91F522LJDPMC		OFF	ON	
MB91F526LSDPMC	None	ON	ON	LQS • 144 pin, (Lead pitch 0.5 mm) Plastic
MB91F526LHDPMC		OFF	ON	
MB91F525LSDPMC		ON	ON	
MB91F525LHDPMC		OFF	ON	
MB91F524LSDPMC		ON	ON	
MB91F524LHDPMC		OFF	ON	
MB91F523LSDPMC		ON	ON	
MB91F523LHDPMC		OFF	ON	
MB91F522LSDPMC		ON	ON	
MB91F522LHDPMC		OFF	ON	
MB91F526KWDFPMC	Yes	ON	ON	LQS • 144 pin, (Lead pitch 0.5 mm) Plastic
MB91F526KJDPMC		OFF	ON	
MB91F525KWDFPMC		ON	ON	
MB91F525KJDPMC		OFF	ON	
MB91F524KWDFPMC		ON	ON	
MB91F524KJDPMC		OFF	ON	
MB91F523KWDFPMC		ON	ON	
MB91F523KJDPMC		OFF	ON	
MB91F522KWDFPMC		ON	ON	
MB91F522KJDPMC		OFF	ON	
MB91F526KSDPMC	None	ON	ON	LQS • 144 pin, (Lead pitch 0.5 mm) Plastic
MB91F526KHDFPMC		OFF	ON	
MB91F525KSDPMC		ON	ON	
MB91F525KHDFPMC		OFF	ON	
MB91F524KSDPMC		ON	ON	
MB91F524KHDFPMC		OFF	ON	
MB91F523KSDPMC		ON	ON	
MB91F523KHDFPMC		OFF	ON	
MB91F522KSDPMC		ON	ON	
MB91F522KHDFPMC		OFF	ON	