

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	FR81S
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, CSIO, EBI/EMI, I ² C, LINbus, SPI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1.0625MB (1.0625M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	136K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 48x12b; D/A 2x8b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb91f526kjcpmc1-gse1



Product Lineup Comparison 80 Pins

Product Lineup Comparison 80 Pins	MB91F522D	MB91F523D	MB91F524D	MB91F525D	MB91F526D		
System Clock		On chip	PLL Clock multiple	e method			
Minimum instruction execution time			12.5 ns (80 MHz))			
Flash Capacity (Program)	(256+64) KB	(384+64) KB	(512+64) KB	(768+64) KB	(1024+64) KB		
Flash Capacity (Data)			64 KB				
RAM Capacity	(48+	8) KB	(64+8) KB	(96+8) KB	(128+8) KB		
External BUS I/F			Nama				
(22 address/16 data/4 cs)			None				
DMA Transfer			16 ch				
16-bit Base Timer			1 ch				
Free-run Timer		16 b	oit x 3 ch, 32 bit x	2 ch			
Input capture		16 b	oit × 4 ch, 32 bit ×	5 ch			
Output Compare		16 k	oit × 6 ch, 32 bit ×	4 ch			
16-bit Reload Timer			7 ch				
PPG			16 bit × 27 ch				
Up/down Counter			2 ch				
Clock Supervisor			Yes				
External Interrupt			8 ch x 2 units				
A/D converter		12 bit × 16 cl	n (1 unit), 12 bit ×	16 ch (1 unit)			
D/A converter (8 bit)	1 ch						
Multi-Function Serial Interface	9 ch*1						
CAN		64 ms	g x 2 ch/128 msg	× 1 ch			
Hardware Watchdog Timer			Yes				
CRC Formation			Yes				
Low-voltage detection reset			Yes				
Flash Security			Yes				
ECC Flash/WorkFlash			Yes				
ECC RAM			Yes				
Memory Protection Function (MPU)			Yes				
Floating point arithmetic (FPU)			Yes				
Real Time Clock (RTC)			Yes				
General-purpose port (#GPIOs)			56 ports				
SSCG			Yes				
Sub clock			Yes				
CR oscillator			Yes				
NMI request function	Yes						
OCD (On Chip Debug)	Yes						
TPU (Timing Protection Unit)	Yes						
Key code register	Yes						
Waveform generator	6 ch						
Operation guaranteed temperature (T _A)			-40 °C to +125 °C	<u> </u>			
Power supply			2.7 V to 5.5 V *2				
Package			LQH080				

^{*1:} Only channel 5, channel 6 and channel 11 support the I²C (standard mode).

^{*2:} The initial detection voltage of the external low voltage detection is 2.8 V ± 8 % (2.576 V to 3.024 V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Product Lineup Comparison 144 Pins

Product Lineup Comparison 144 Pins	MB91F522K	MB91F523K	MB91F524K	MB91F525K	MB91F526K					
System Clock	On chip PLL Clock multiple method									
Minimum instruction execution time	12.5 ns (80 MHz)									
Flash Capacity (Program)	(256+64) KB	(768+64) KB	(1024+64) KB							
Flash Capacity (Data)			64 KB							
RAM Capacity	(48+8	3) KB	(64+8) KB	(96+8) KB	(128+8) KB					
External BUS I/F			Voo							
(22 address/16 data/4 cs)			Yes							
DMA Transfer			16 ch							
16-bit Base Timer			2 ch							
Free-run Timer		16 b	it \times 3 ch, 32 bit \times	3 ch						
Input capture		16 b	it × 4 ch, 32 bit ×	6 ch						
Output Compare		16 b	it × 6 ch, 32 bit ×	6 ch						
16-bit Reload Timer			8 ch							
PPG			16 bit × 44 ch							
Up/down Counter			2 ch							
Clock Supervisor			Yes							
External Interrupt			8 ch x 2 units							
A/D converter		12 bit × 32 ch	(1 unit), 12 bit ×	16 ch (1 unit)						
D/A converter (8 bit)			2 ch							
Multi-Function Serial Interface			12 ch*1							
CAN		64 ms(g × 2 ch/128 msg	×1 ch						
Hardware Watchdog Timer			Yes							
CRC Formation			Yes							
Low-voltage detection reset			Yes							
Flash Security			Yes							
ECC Flash/WorkFlash			Yes							
ECC RAM			Yes							
Memory Protection Function (MPU)			Yes							
Floating point arithmetic (FPU)			Yes							
Real Time Clock (RTC)			Yes							
General-purpose port (#GPIOs)			120 ports							
SSCG			Yes							
Sub clock			Yes							
CR oscillator	Yes									
NMI request function	Yes									
OCD (On Chip Debug)	Yes									
TPU (Timing Protection Unit)	Yes									
Key code register	Yes									
Waveform generator	6 ch									
Operation guaranteed temperature (T _A)		-	40 °C to +125 °C	;						
Power supply			2.7 V to 5.5 V $^{\star 2}$							
Package		l	_QS144, LQN144	LQS144, LQN144						

^{*1:} Only channel 3 and channel 4 support the I²C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I²C (standard mode).

^{*2:} The initial detection voltage of the external low voltage detection is 2.8 V ± 8 % (2.576 V to 3.024 V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Product Lineup Comparison 176 Pins

Product Lineup Comparison 176 Pins	MB91F522L	MB91F523L	MB91F524L	MB91F525L	MB91F526L		
System Clock		On chip l	PLL Clock multip	le method			
Minimum instruction execution time		•	12.5 ns (80 MHz)			
Flash Capacity (Program)	(256+64) KB	(384+64) KB	(768+64) KB	(1024+64) KB			
Flash Capacity (Data)		,	(512+64) KB 64 KB	,			
RAM Capacity	(48+	8) KB	(64+8) KB	(96+8) KB	(128+8) KB		
External BUS I/F	,	,		. ,	. ,		
(22 address/16 data/4 cs)			Yes				
DMA Transfer			16 ch				
16-bit Base Timer			2 ch				
Free-run Timer		16 b	oit x 3 ch, 32 bit x	: 3 ch			
Input capture		16 b	oit × 4 ch, 32 bit ×	: 6 ch			
Output Compare		16 b	oit × 6 ch, 32 bit ×	: 6 ch			
16-bit Reload Timer			8 ch				
PPG			16 bit × 48 ch				
Up/down Counter			2 ch				
Clock Supervisor			Yes				
External Interrupt			8 ch x 2 units				
A/D converter	12 bit × 32 ch (1 unit), 12 bit × 16 ch (1 unit)						
D/A converter (8 bit)	2 ch						
Multi-Function Serial Interface			12 ch*1				
CAN		64 ms	g × 2 ch/128 msg	x 1 ch			
Hardware Watchdog Timer			Yes				
CRC Formation			Yes				
Low-voltage detection reset			Yes				
Flash Security			Yes				
ECC Flash/WorkFlash			Yes				
ECC RAM			Yes				
Memory Protection Function (MPU)			Yes				
Floating point arithmetic (FPU)			Yes				
Real Time Clock (RTC)			Yes				
General-purpose port (#GPIOs)			152 ports				
SSCG			Yes				
Sub clock			Yes				
CR oscillator			Yes				
NMI request function	Yes						
OCD (On Chip Debug)	Yes						
TPU (Timing Protection Unit)	Yes						
Key code register	Yes						
Waveform generator	6 ch						
Operation guaranteed temperature (T _A)			-40 °C to +125 °C	<u> </u>			
Power supply			2.7 V to 5.5 V *2				
Package			LQP176				

 $^{^{\}star}1:$ Only channel 3 and channel 4 support the I^2C (fast mode/standard mode).

Only channel 5, channel 6, channel 7, channel 8, channel 10 and channel 11 support the I^2C (standard mode).

^{*2:} The initial detection voltage of the external low voltage detection is 2.8 V ± 8 % (2.576 V to 3.024 V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Addusses		Disala				
Address	+0	Address offset val	+2	+3	Block	
0018В8н	SCR9/(IBCR9) [R/W] B,H,W 000000	SMR9[R/W] B,H,W 000-00-0	SSR9[R/W] B,H,W 0-000011	ESCR9/(IBSR9)[R/W] B,H,W 00000000		
0018ВСн	— /(RDR19/(TDR		,	9)[R/W] B,H,W 0000000 *1		
0018С0н	SACSR9[R 0000 (- · · · · · · · · · · · · · · · · · · ·	-	R] B,H,W 00000000	Marki HARTO	
0018С4н	STMCR9[R 00000000			UR9)[R/W] B,H,W *3 *4	Multi-UART9 *1: Byte access is possible only for access to lower 8	
0018С8н	— /(SCSTR39)/ (LAMSR9) [R/W] B,H,W	— /(SCSTR29)/ (LAMCR9) [R/W] B,H,W	— /(SCSTR19)/ (SFLR19) [R/W] B,H,W	— /(SCSTR09)/ (SFLR09) [R/W] B,H,W	bits. *2: Reserved because I ² C mode is not set immediately	
0018ССн	_	— /(SCSFR29) [R/W] B,H,W *3	— /(SCSFR19) [R/W] B,H,W *3	— /(SCSFR09) [R/W] B,H,W *3	after reset.	
0018D0н	—/(TBYTE39)/ (LAMESR9) [R/W] B,H,W	—/(TBYTE29)/ (LAMERT9) [R/W] B,H,W	—/(TBYTE19)/ (LAMIER9) [R/W] B,H,W	TBYTE09/(LAMRID9) / (LAMTID9) [R/W] B,H,W 00000000	*3: Reserved because CSIO mode is not set immediately after reset. *4: Reserved because	
0018D4 _н	BGR9[R/ 00000000	•	— /(ISMK9)[R/W] B,H,W *2	— /(ISBA9)[R/W] B,H,W *2	LIN2.1 mode is not set immediately after reset.	
0018D8н	FCR19[R/W] B,H,W 00100	FCR09[R/W] B,H,W -0000000	_	Z/W] B,H,W 00000000		
0018DCн	FTICR9[R, 00000000	• ' '	_	_		
0018Е0н	SCR10/(IBCR10) [R/W] B,H,W 000000	SMR10[R/W] B,H,W 000-00-0	SSR10[R/W] B,H,W 0-000011	ESCR10/(IBSR10) [R/W] B,H,W 00000000	Multi-UART10 *1: Byte access is possible	
0018Е4н	— /(RDR110/(TDR	***	,	10)[R/W] B,H,W 0000000 *1	only for access to lower 8 bits.	
0018Е8н	-	SACSR10[R/W] B,H,W STMR10[R] B,H,W 0000 00000000 000000000 000000000				
0018ЕСн	STMCR10[i 00000000	•		UR10)[R/W] B,H,W *3 *4	mode is not set immediately after reset.	



	Interrupt	Number			Default	
Interrupt Factor		Hexa	Interrupt	Offset	Address for	RN
•	Decimal	Decimal	Level		TBR	
Clock calibration unit						
(sub oscillation)						
Multi-function serial interface	47	2F	ICR31	240	00055540	31* ^{1,*4}
ch.9 (reception completed)	47	2F	ICR31	340н	000FFF40 _н	31,
Multi-function serial interface						
ch.9 (status)						
A/D converter	40	00	IODOO	000	0005550	00
0/1/7/10/11/12/14/15/16/17/19/22/26/27/28/31	48	30	ICR32	33Сн	000FFF3Сн	32
Clock calibration unit (CR oscillation)						
Multi-function serial interface	40	0.4	10000			
ch.9 (transmission completed)	49	31	ICR33	338 _H	000FFF38 _н	33
16-bit OCU 0 (match) / 16-bit OCU 1 (match)						
32-bit Free-run timer 4						
16-bit OCU 2 (match) / 16-bit OCU 3 (match)	50	32	ICR34	334н	000FFF34н	34* ⁵
32-bit Free-run timer 5						
16-bit OCU 4 (match) / 16-bit OCU 5 (match)	51	33	ICR35	330н	000FFF30 _н	35* ⁵
32-bit ICU6 (fetching/measurement)						
Multi-function serial interface						
ch.10 (reception completed)	52	34	ICR36	32Сн	000FFF2Cн	36* ¹
Multi-function serial interface	32	34	101130	320h	00011120H	30
ch.10 (status)						
Multi-function serial interface						
ch.10 (transmission completed)	53	35	ICR37	328 _H	000FFF28 _н	37
32-bit ICU8 (fetching/measurement)						
Multi-function serial interface						
ch.11 (reception completed)	54	36	ICR38	324н	000FFF24 _H	38* ¹
Multi-function serial interface	34	30	ICKS	32 4 H	000FFF24H	30
ch.11 (status)						
32-bit ICU9 (fetching/measurement)						
WG dead timer underflow 0 / 1/2						
	55	37	ICR39	320н	000FFF20н	39
WG dead timer reload 0 / 1/ 2						
WG DTTI 0						
32-bit ICU4 (fetching/measurement)	50	00	100.40	040	00055540	40
Multi-function serial interface	56	38	ICR40	31C _H	000FFF1С _н	40
ch.11 (transmission completed)						-
32-bit ICU5 (fetching/measurement)						
A/D converter	57	39	ICR41	318н	000FFF18н	41
32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/	-					
47						
32-bit OCU7/11 (match)	58	3A	ICR42	314н	000FFF14 _H	42
32-bit OCU8/9 (match)	59	3B	ICR43	310н	000FFF10 _н	43
-	60	3C	ICR44	30Сн	000FFF0C _H	_*6
Base timer 1 IRQ0						
Base timer 1 IRQ1	61	3D	ICR45	308н	000FFF08н	45
-	O I	30	101140	JUOH	JUUI FFUOH	40
-						
DMAC	60	25	ICD 40	204	00055504	<u> </u>
0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304н	000FFF04 _н	
Delay interrupt	63	3F	ICR47	300н	000FFF00 _н	-



100 Pins

100 Pins	Interr	upt number	Interrupt		Default	
Interrupt Factor		Hexa Decimal	Interrupt Level	Offset	Address for TBR	RN
Reset	0	0	-	3ГСн	000FFFFCн	-
System reserved	1	1	-	3F8 _н	000FFFF8 _H	-
System reserved	2	2	-	3F4н	000FFFF4н	-
System reserved	3	3	-	3F0 _H	000FFF0 _н	-
System reserved	4	4	-	3ЕСн	000FFFEC _н	-
FPU exception	5	5	-	3E8 _H	000FFFE8 _H	-
Exception of instruction access protection violation	6	6	-	3Е4н	000FFFE4н	-
Exception of data access protection violation	7	7	-	3Е0н	000FFFE0н	-
Data access error interrupt	8	8	-		000FFFDC _н	
INTE instruction	9	9	-		000FFFD8н	
Instruction break	10	0A	-		000FFFD4н	
System reserved	11	0B	_		000FFFD0 _H	
System reserved	12	0C	-		000FFFCCн	
System reserved	13	0D	_		000FFFC8н	
Exception of invalid instruction	14	0E	-	3C4 _H		
NMI request	· · ·	02		00 111	0001110111	
Error generation during internal bus diagnosis	1					
XBS RAM double-bit error generation	15	0F	15 (F _н)	3С0н	000FFFC0н	_
Backup RAM double-bit error generation	┤ 'Ŭ	0.	Fixed	00011	0001110011	
TPU violation	+					
External interrupt 0-7	16	10	ICR00	3BC	000FFFBC _н	0
External interrupt 8-15	10	10	101100	3DO _H	OOOI I I BOH	
External low-voltage detection interrupt	17	11	ICR01	3B8 _H	000FFFB8 _H	1* ⁷
Reload timer 0/1/4/5	18	12	ICR02	3В4н	000FFFB4н	2*2
Reload timer 0/1/4/3 Reload timer 2/3/6/7	19	13	ICR02		000FFFB0н	3*2
Multi-function serial interface	19	13	ICKUS	3В0н	OUOFFFBOH	3
ch.0 (reception completed)						
Multi-function serial interface	20	14	ICR04	ЗАСн	000FFFAC _н	4*1
1						
ch.0 (status) Multi-function serial interface						
	21	15	ICR05	3А8н	000FFFA8н	5*1
ch.0 (transmission completed) Multi-function serial interface						
ch.1 (reception completed)						
Multi-function serial interface	22	16	ICR06	3А4н	000FFFA4н	6* ¹
ch.1 (status)						
Multi-function serial interface						
ch.1 (transmission completed)	23	17	ICR07	3А0н	000FFFA0н	7*1
Multi-function serial interface						
ch.2 (reception completed)						
Multi-function serial interface	24	18	ICR08	39Сн	000FFF9Cн	8* ¹
ch.2 (status)						
Multi-function serial interface						
ch.2 (transmission completed)	25	19	ICR09	398н	000FFF98н	9*1
Multi-function serial interface						
ch.3 (reception completed) Multi-function serial interface	26	1A	ICR10	394н	000FFF94н	10* ¹
ch.3 (status)	1					



	Interrupt Number								
Interrupt Factor		Hexa	Interrupt	Offset	Address for	RN			
	Decimal	Decimal	Level		TBR				
Multi-function serial interface	27	1B	ICR11	390н	000FFF90 _н	11			
ch.3 (transmission completed)	21	ID	ICKII	390H	000FFF90H	11			
Multi-function serial interface									
ch.4 (reception completed)	28	1C	ICR12	200	0005550	12* ¹			
Multi-function serial interface	20	10	ICKIZ	38Сн	000FFF8Сн	12			
ch.4 (status)									
Multi-function serial interface	29	1D	ICR13	200	000FFF88 _н	13			
ch.4 (transmission completed)	29	טו	ICK13	388н	UUUFFFOOH	13			
Multi-function serial interface									
ch.5 (reception completed)	20	45	ICD44	204	00055504	4.4*1			
Multi-function serial interface	30	1E	ICR14	384н	000FFF84н	14* ¹			
ch.5 (status)									
Multi-function serial interface	0.4	45	10045	000	00055500	4.5			
ch.5 (transmission completed)	31	1F	ICR15	380н	000FFF80н	15			
Multi-function serial interface									
ch.6 (reception completed)	00	00	10040	070	00055570	4.0+1			
Multi-function serial interface	32	20	ICR16	37Сн	000FFF7Сн	16* ¹			
ch.6 (status)									
Multi-function serial interface		0.4	100.47	070		4.7			
ch.6 (transmission completed)	33	21	ICR17	378н	000FFF78 _н	17			
CAN0	34	22	ICR18	374н	000FFF74н	-			
CAN1									
RAM diagnosis end	1								
RAM initialization completion	1								
Error generation during RAM diagnosis	35	23	ICR19	370н	000FFF70н	-			
Backup RAM diagnosis end	- "			0.011	00011170H				
Backup RAM initialization completion	1								
Error generation during Backup RAM diagnosis	1								
CAN2									
Up/down counter 0	36	24	ICR20	36C _H	000FFF6C _H	_			
Up/down counter 1	- 30	27	101120	300H	00011100H				
Real time clock	27	25	ICR21	269	000FFF68 _н				
Multi-function serial interface	37	20	IUKZI	368н	JUUFFFUOH	-			
ch.7 (reception completed) Multi-function serial interface	38	26	ICR22	364 _H	000FFF64 _н	22*1			
ch.7 (status) 16-bit Free-run timer 0 (0 detection) /									
(compare clear)									
Multi-function serial interface	39	27	ICR23	360н	000FFF60н	23			
ch.7 (transmission completed)									
PPG 0/1/10/11/20/21/30/31/40/41	40	20	ICB24	250	0005555	24*3			
16-bit Free-run timer 1 (0 detection) /	40	28	ICR24	35Сн	000FFF5С _н	24			
(compare clear)									
PPG 2/3/12/13/22/23/32/33/43	- ,,	00	IODOS	050	00055550	05+3			
16-bit Free-run timer 2 (0 detection) /	41	29	ICR25	358н	000FFF58 _н	25* ³			
(compare clear)			105.55	·		06*2			
PPG 4/5/14/15/24/25/34/35/44	42	2A	ICR26	354 _H	000FFF54 _н	26*3			
PPG 6/7/16/17/26/27/36/37	43	2B	ICR27	350н	000FFF50н	27*3			
PPG 8/9/18/19/28/29/38/39	44	2C	ICR28	34Сн	000FFF4Cн	28* ³			



	Interr	upt Number	Interrupt		Default	
Interrupt Factor	Decimal	Hexa Decimal	Level	Offset	Address for TBR	RN
32-bit ICU5 (fetching/measurement)						
A/D converter 32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/ 47	57	39	ICR41	318н	000FFF18н	41
32-bit OCU 6/7/10/11 (match)	58	3A	ICR42	314н	000FFF14н	42
32-bit OCU 8/9 (match)	59	3B	ICR43	310н	000FFF10н	43
Base timer 0 IRQ0 Base timer 0 IRQ1	60	3C	ICR44	30Сн	000FFF0Сн	44
Base timer 1 IRQ0						
Base timer 1 IRQ1	61	3D	ICR45	308н	000FFF08 _H	45
DMAC 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15	62	3E	ICR46	304н	000FFF04н	-
Delay interrupt	63	3F	ICR47	300н	000FFF00н	-
System reserved (Used for REALOS)	64	40	-	2FC _н	000FFEFCн	-
System reserved (Used for REALOS)	65	41	-	2F8 _H	000FFEF8н	,
Used with the INT instruction	66 	42 	-	2F4 _H	000FFEF4 _H	1
	255	FF		000н	000FFC00н	

Note: It does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

^{*1:} It does not support a DMA transfer by the status of the multi-function serial interface and I²C reception.

^{*2:} Reload timer ch.4 to ch.7 do not support a DMA transfer by the interrupt.

^{*3:} PPG ch.24 to ch.47 do not support a DMA transfer by the interrupt.

^{*4:} The clock calibration unit does not support a DMA transfer by the interrupt.


^{*5: 32-}bit Free-run timer ch.3, ch.4 and ch.5 do not support a DMA transfer by the interrupt.

^{*6:} There is no resource corresponding to the interrupt level.

^{*7:} It does not support a DMA transfer by the external low-voltage detection interrupt.



- *8: It is a standard when four-layer substrate is used.
- *9: Corresponding pins: General-purpose ports other than those of P103, P104, P105 and P106.
- *10: Corresponding pins: General-purpose ports of P103, P104, P105 and P106.



<WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0 \text{ V})$

Davamatar	Comple ed	Va	lue	l lm!t	Domonico
Parameter	Symbol	Min	Max	Unit	Remarks
	V	4.5	5.5	V	Recommended operation guarantee range (When 5.0 V is used)
Power supply voltage	Vcc, AVcc	3.0	3.6	V	Recommended operation guarantee range (When 3.3 V is used)
		2.7	5.5	V	Operation guarantee range*1
Smoothing capacitor *2	Cs		.7 vithin ±50 %)	μF	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than Cs as the smoothing capacitor on the VCC pin.
Operating temperature	т.	-40	+105	°C	
Operating temperature	TA	-40	+125	°C	*3


^{*1:} When it is used outside recommended operation guarantee range (range of the operation guarantee),contact your sales representative.

The initial detection voltage of the external low voltage detection is 2.8 V \pm 8 % (2.576 V to 3.024 V). This LVD setting and internal LVD cannot be used to reliably generate a reset before voltage dips below minimum guaranteed operation voltage, as these detection levels are below the minimum guaranteed MCU operation voltage. Below the



minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.

- *2: See the following diagram for details on the connection of smoothing capacitor Cs.
- *3: When it is used under this condition, contact your sales representative.



<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

Document Number: 002-04662 Rev. *F



Domomotor	Complete	Conditions		Value		Unit	Domestre	
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input voltage	V _{IH1}	P000,002,003, 005,020,022, 024,026,150, 151,035,041, 045,055,057, 071-077,081, 082,093,096, 097,100-102, 111,115,116, 122,126,130, 134,142,143, 144,153	CMOS hysteresis input level	0.7× Vcc	-	Vcc	>	
	V _{IH3}	Port other than V _{IH1}	Automotive input level	0.8× Vcc	-	Vcc	V	
V _{IH5}	V _{IH5}	RSTX,NMIX,MD 0,MD1	CMOS hysteresis input level	0.8× V _{CC}	-	Vcc	V	
	VIHT	DEBUGIF	TTL input level	2	-	Vcc	V	
"L" level input voltage	VIL1	P000,002,003, 005,020,022, 024,026,150, 151,035,041, 045,055,057, 071-077,081, 082,093,096, 097,100-102, 111,115,116, 122,126,130, 134,142,143, 144,153	CMOS hysteresis input level	Vss	-	0.3× Vcc	>	
	V _{IL3}	Port other than V _{IH1}	Automotive input level	Vss	-	0.5× Vcc	V	
	V _{IL5}	RSTX,NMIX,MD 0,MD1	CMOS hysteresis input level	Vss	-	0.2× Vcc	V	
	V_{ILT}	DEBUGIF	TTL input level	Vss	-	0.8	V	


^{*:} It is a standard in BRAMSC (Backup RAM sleep control bit) = 1 (Enter the state of the sleep at the standby mode) condition.



(7) NMI input timing

(Ta: -40 °C to +125 °C, $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10 \text{ %/V}_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
Parameter	Syllibol	Pili Naille	Conditions	Min	Max	Ollit	Remarks
Input pulse width	t _{NMIL}	NMIX	_	4t _{CPP}	-	ns	



(8) Low voltage detection (External low-voltage detection)

 $(T_A: -40 \, ^{\circ}\text{C to} +125 \, ^{\circ}\text{C}, \, V_{SS} = AV_{SS} = 0.0 \, \text{V})$

Dorometer	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply voltage range	V _{DP5}		-	2.7	-	5.5	V	
Detection voltage 3	V_{DL}	VCC	*1	-8%	LVD5F _SEL [3:0]	+8%	V	LVD5F_SEL[3:0] are programmable. Refer to the hardware manual.
Hysteresis width	V _H YS			ı	0.1	1	>	When power-supply voltage rises
Low voltage detection time	Td	-	-	-	-	30	μs	
Power supply voltage regulation	-	VCC	-	-2	-	2	V/ms	*2

^{*1:} If the fluctuation of the power supply is faster than the low voltage detection time, there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

^{*2:} Please suppress the change of the power supply within the range of the power-supply voltage regulation to do a low voltage detection by detecting voltage (V_{DL}).

^{*3:} The initial detection voltage of the external low voltage detection is 2.8 V ± 8 % (2.576 V to 3.024 V).

This LVD setting cannot be used to reliably generate a reset before voltage dips below minimum guaranteed MCU operation voltage, as this detection level is below the minimum guaranteed MCU operation voltage (2.7 V).

Below the minimum guaranteed MCU operation voltage, MCU operations are not guaranteed with the exception of LVD.



Parameter	Symbol	Pin Name	Valu	е	Unit	Remarks
rarameter	Symbol	FIII Name	Min	Max	Oiiit	Kemarks
WRnX delay time	tснwL, tснwн	SYSCLK WR0X, WR1X	0.5	18	ns	
WRnX minimum pulse	twtwh	WR0X, WR1X	tcyc - 10	-	ns	WWT = 0 *2
SYSCLK↑→ data output time	tсноv	SYSCLK	0.5	18	ns	
SYSCLK↑→ data hold time	tchdx	D16 to D31	-	18	ns	Set WRCS to 1 or more.
SYSCLK↑→ address output time	t _{CHMAV}		0.5	18	ns	
SYSCLK↑→ address hold time	tснмах	SYSCLK D16 to D31	-	18	ns	In multiplex mode, set as follows: □ Set CSWR and CSRD to 2 or more. □ ASCY must satisfy the following conditions because of setting ADCY > ASCY and protocol violation prevention. ADCY +1 ≤ ACS + CSRD ADCY +1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSWR ASCY + 1 ≤ ACS + CSWR See Hardware Manual for details.

^{*1:} Please use it with external load capacity 12 pF or less for VCC = $3.3 \text{ V} \pm 0.3 \text{ V}$ (40 MHz operation).

^{*2:} If the bus is expanded by automatic wait insertion or RDY input, add time (t_{CYC} × the number of expanded cycles) to the rated value.




(12) External bus I/F (ready) Timing

 $(T_A: -40 \, ^{\circ}\text{C to} + 105 \, ^{\circ}\text{C}, \, \text{V}_{CC} = \text{AV}_{CC} = 5.0 \, \text{V} \pm 10 \, \% / \text{V}_{CC} = \text{AV}_{CC} = 3.3 \, \text{V} \pm 0.3 \, \text{V}, \, \text{V}_{SS} = \text{AV}_{SS} = 0.0 \, \text{V})$

(external load capacitance 50 pF)

Donomotor	Cumbal	Pin	Va	lue	l lm!t	Domoska
Parameter	Symbol	Name	Min	Max	Unit	Remarks
Cycle time	tcyc	SYSCLK	50	-	ns	If using RDY, set SYSCLK to 20 MHz or less.
RDY setup time → SYSCLK↑	trdys	SYSCLK, RDY	28	-	ns	
SYSCLK↑→ RDY hold time	t _{RDYH}	SYSCLK, RDY	0	-	ns	






(3) Notes on Using A/D Converter

<About the output impedance of the analog input of external circuit>

When the external impedance is too high, the sampling period for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. $0.1 \mu F$) to the analog input pin.






Part Number	Sub Clock	CSV Initial Value	LVD Initial Value	Package*2
MB91F526JWCPMC	Yes	ON	ON	
MB91F526JYCPMC			OFF	
MB91F526JJCPMC		OFF	ON	
MB91F526JLCPMC			OFF	
MB91F525JWCPMC		ON	ON	
MB91F525JYCPMC			OFF	
MB91F525JJCPMC		OFF	ON	
MB91F525JLCPMC			OFF	
MB91F524JWCPMC		ON	ON	
MB91F524JYCPMC			OFF	
MB91F524JJCPMC		OFF	ON	
MB91F524JLCPMC			OFF	
MB91F523JWCPMC		ON	ON	
MB91F523JYCPMC			OFF	
MB91F523JJCPMC		OFF	ON	
MB91F523JLCPMC			OFF	
MB91F522JWCPMC		ON	ON	
MB91F522JYCPMC			OFF	
MB91F522JJCPMC		OFF	ON	
MB91F522JLCPMC			OFF	LQM ⋅ 120 pin,
MB91F526JSCPMC	None	ON	ON	Plastic
MB91F526JUCPMC			OFF	
MB91F526JHCPMC		OFF	ON	
MB91F526JKCPMC			OFF	
MB91F525JSCPMC		ON	ON	
MB91F525JUCPMC			OFF	
MB91F525JHCPMC		OFF	ON	
MB91F525JKCPMC			OFF	
MB91F524JSCPMC		ON	ON	
MB91F524JUCPMC			OFF	
MB91F524JHCPMC		OFF	ON	
MB91F524JKCPMC			OFF	
MB91F523JSCPMC		ON	ON	
MB91F523JUCPMC			OFF	
MB91F523JHCPMC		OFF	ON	
MB91F523JKCPMC			OFF	
MB91F522JSCPMC		ON	ON	
MB91F522JUCPMC			OFF	
MB91F522JHCPMC		OFF	ON	
MB91F522JKCPMC			OFF	



Part Number	Sub Clock	CSV Initial Value	LVD Initial Value	Package*	
MB91F526KWDPMC1	Yes	ON	ON		
MB91F526KJDPMC1		OFF	ON		
MB91F525KWDPMC1		ON	ON		
MB91F525KJDPMC1		OFF	ON		
MB91F524KWDPMC1		ON	ON		
MB91F524KJDPMC1		OFF	ON		
MB91F523KWDPMC1		ON	ON		
MB91F523KJDPMC1		OFF	ON]	
MB91F522KWDPMC1		ON	ON		
MB91F522KJDPMC1		OFF	ON	LQN • 144 pin, (Lead pitch 0.4 mm)	
MB91F526KSDPMC1	None	ON	ON	Plastic	
MB91F526KHDPMC1		OFF	ON		
MB91F525KSDPMC1		ON	ON		
MB91F525KHDPMC1		OFF	ON		
MB91F524KSDPMC1		ON	ON		
MB91F524KHDPMC1		OFF	ON		
MB91F523KSDPMC1		ON	ON		
MB91F523KHDPMC1		OFF	ON		
MB91F522KSDPMC1		ON	ON		
MB91F522KHDPMC1		OFF	ON		
MB91F526JWDPMC	Yes	ON	ON		
MB91F526JJDPMC		OFF	ON		
MB91F525JWDPMC		ON	ON		
MB91F525JJDPMC		OFF	ON		
MB91F524JWDPMC		ON	ON		
MB91F524JJDPMC		OFF	ON		
MB91F523JWDPMC		ON	ON		
MB91F523JJDPMC		OFF	ON		
MB91F522JWDPMC		ON	ON		
MB91F522JJDPMC		OFF	ON	LQM • 120 pin,	
MB91F526JSDPMC	None	ON	ON	Plastic	
MB91F526JHDPMC		OFF	ON		
MB91F525JSDPMC		ON	ON		
MB91F525JHDPMC		OFF	ON		
MB91F524JSDPMC	ON ON				
MB91F524JHDPMC		OFF	ON		
MB91F523JSDPMC		ON	ON		
MB91F523JHDPMC	OFF ON		ON		
MB91F522JSDPMC		ON	ON		
MB91F522JHDPMC		OFF	ON		



LQP176, 176 Lead Plastic Low Profile Quad Flat Package



PACKAGE		LQP176	
SYMBOL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.00	_	0.20
b	0.17	0.22	0.27
С	0.09	_	0.20
D	2	6.00 BSC	
D1	2	4.00 BS0	
е		0.50 BSC	;
E	2	6.00 BSC	Ċ.
E1	2	4.00 BS0	<u>بر</u>
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	_	_	0.20
bbb			0.10
ccc	_	_	0.08
ddd			0.08
N		176	

NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm) ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.
- SDIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- **6** DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS.
 BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ÂDIMENSION 5 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 5 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.



Page	Section	Change Results
14	■Pin Assignment MB91F52xD	- Right side 0



Section Change Results	Change Results							
A List of "Pin Description" modified.								
A Elect of 1 in Besonption mounted.	A List of Fill Description mounted.							
(Error)	(Error)							
Pin no.	Pin							
64 80 100 120 144 176	Name							
	P015							
	D29							
	RG0_0							
	P016							
	D30							
	RG1_0 P170							
- - - - 4 D	PG36_1							
	P017							
	D31							
	RG2_0							
	P171							
- - - - 6 P	PG37_1							
	P020							
	ASX							
	SIN3_1							
	RG3_0							
	TIN0_2							
	RTO5_1							
	P021							
	CS0X							
	OT3_1							
	RG6_1 RG4_0							
	P022							
	CS1X							
	SCK3_1							
	RG7_1							
	RG5_0							
	P023							
	RDX							
	SCS3_1							
	PG32_0							
	TIN0_0							
	P024							
	WR0X							
	SIN4_1							
	PG24_0 TIN1_0							
	RTO4_1							
	\ I O+_ I							