



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	11648
Number of Logic Elements/Cells	291200
Total RAM Bits	17661952
Number of I/O	781
Number of Gates	-
Voltage - Supply	0.92V ~ 0.98V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1932-BBGA, FCBGA
Supplier Device Package	1932-FBGA, FC (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep4s100g3f45i2n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

iv Contents



# **Chapter Revision Dates**

The chapters in this document, Stratix IV Device Handbook, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1. DC and Switching Characteristics for Stratix IV Devices

Revised: *September* 2014 Part Number: *SIV* 54001-5.9

Chapter 2. Addendum to the Stratix IV Device Handbook

Revised: *February* 2011 Part Number: *SIV*54002-1.5

## **Maximum Allowed Overshoot and Undershoot Voltage**

During transitions, input signals may overshoot to the voltage shown in Table 1-4 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 1–4 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for ~5% over the lifetime of the device; for a device lifetime of 10 years, this amounts to half of a year.

Table 1-4. Maximum Allowed Overshoot During Transitions

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		4.0	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
		4.2	15.800	%
		4.25	9.240	%
Vi (AC)	AC input voltage	4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%

## **Temperature Overshoot Above Maximum Allowed Temperature**

The maximum allowed operating temperature for Stratix IV industrial grade devices is  $100~^{\circ}$ C. It is recommended that the operating temperature of the device is maintained below  $100~^{\circ}$ C at all times. The temperature excursions over  $100~^{\circ}$ C due to internal heating of the device should not exceed the number of cycles as specified in the Table 1–5. Exceeding the recommended number of cycles may cause solder interconnect failures. Altera® recommends using the Stratix IV military grade devices if the application requires operating temperatures over  $100~^{\circ}$ C.

Table 1–5. Temperature Overshoot Above Maximum Allowed Temperature

Description	Operating Temperature (°C)	Number of Cycles Over 100 °C
	100	3200
	105	768
Device operating	110	640
temperature (°C)	115	480
	120	320
	125	160

# **Recommended Operating Conditions**

This section lists the functional operation limits for AC and DC parameters for Stratix IV devices. Table 1–6 lists the steady-state voltage and current values expected from Stratix IV devices. Power supply ramps must all be strictly monotonic, without plateaus.



For power supply ripple requirements, refer to the Device-Specific Power Delivery Network (PDN) Tool User Guide.

Table 1–6. Recommended Operating Conditions for Stratix IV Devices (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V <sub>CC</sub> (Stratix IV GX and Stratix IV E)	Core voltage and periphery circuitry power supply	_	0.87	0.90	0.93	V
V <sub>CC</sub> (Stratix IV GT)	Core voltage and periphery circuitry power supply	_	0.92	0.95	0.98	V
V <sub>CCPT</sub>	Power supply for programmable power technology	_	1.45	1.5	1.55	V
V <sub>CCAUX</sub>	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	V
V (2)	I/O pre-driver (3.0 V) power supply	_	2.85	3.0	3.15	V
V <sub>CCPD</sub> (2)	I/O pre-driver (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	_	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	_	2.375	2.5	2.625	V
V <sub>CCIO</sub>	I/O buffers (1.8 V) power supply	_	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.2 V) power supply	_	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply	_	2.85	3.0	3.15	V
$V_{CCPGM}$	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V <sub>CCA_PLL</sub>	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V <sub>CCD_PLL</sub> (Stratix IV GX and Stratix IV E)	PLL digital voltage regulator power supply	_	0.87	0.90	0.93	V
V <sub>CCD_PLL</sub> (Stratix IV GT)	PLL digital voltage regulator power supply	_	0.92	0.95	0.98	V
V <sub>CC_CLKIN</sub>	Differential clock input power supply	_	2.375	2.5	2.625	V
V <sub>CCBAT</sub> (1)	Battery back-up power supply (For design security volatile key register)	_	1.2	_	3.3	V
V <sub>I</sub>	DC input voltage	_	-0.5	_	3.6	V
V <sub>0</sub>	Output voltage	_	0	_	V <sub>CCIO</sub>	V
T (0) 11 11 11 01 1		Commercial	0	_	85	°C
T <sub>J</sub> (Stratix IV GX and Stratix IV E)	Operating junction temperature	Industrial	-40	_	100	°C
and Ottatix IV L)		Military	<b>-</b> 55	_	125	°C
T <sub>J</sub> (Stratix IV GT)	Operating junction temperature	Industrial	0	_	100	°C

Table 1–8. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 2 of 2) (1), (2)

Symbol	Description	Minimum	Typical	Maximum	Unit
V <sub>CCR_R</sub>	Receiver power (right side)	1.15	1.2	1.25	V
V <sub>CCT_L</sub>	Transmitter power (left side)	1.15	1.2	1.25	V
V <sub>CCT_R</sub>	Transmitter power (right side)	1.15	1.2	1.25	V
V <sub>CCL_GXBLn</sub> (3)	Transceiver clock power (left side)	1.15	1.2	1.25	V
V <sub>CCL_GXBRn</sub> (3)	Transceiver clock power (right side)	1.15	1.2	1.25	V
V <sub>CCH_GXBLn</sub> (3)	Transmitter output buffer power (left side)	1.33	1.4	1.47	V
V <sub>CCH_GXBRn</sub> (3)	Transmitter output buffer power (right side)	1.33	1.4	1.47	V

#### Notes to Table 1-8:

- (1) For the recommended operating conditions for Stratix IV GT engineering sample (ES1) devices, contact your local Altera sales representative.
- (2) Transceiver power supplies do not have power-on-reset circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.
- (3) n = 0, 1, 2, or 3.

## **DC Characteristics**

This section lists the supply current, I/O pin leakage current, bus hold, on-chip termination (OCT) tolerance, input pin capacitance, and hot socketing specifications.

## **Supply Current**

Standby current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

## I/O Pin Leakage Current

Table 1–9 lists the Stratix IV I/O pin leakage current specifications.

Table 1–9. I/O Pin Leakage Current for Stratix IV Devices (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
I <sub>I</sub>	Input pin	$V_I = 0V$ to $V_{CCIOMAX}$	-20	_	20	μΑ
I <sub>OZ</sub>	Tri-stated I/O pin	$V_0 = 0V \text{ to } V_{CCIOMAX}$	-20	_	20	μΑ

### Note to Table 1-9:

(1)  $V_{REF}$  current refers to the input pin leakage current.

## **Bus Hold Specifications**

Table 1–10 lists the Stratix IV device family bus hold specifications.

Table 1-10. Bus Hold Parameters

				V <sub>CCIO</sub>									
Parameter	Symbol	Conditions	1.2	2 V	1.5	5 V	1.8	3 V	2.	5 V	3.0	) V	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I <sub>SUSL</sub>	V <sub>IN</sub> > V <sub>IL</sub> (maximum)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μА
High sustaining current	I <sub>SUSH</sub>	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Low overdrive current	I <sub>ODL</sub>	0V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	120	_	160	_	200	_	300	_	500	μА
High overdrive current	I <sub>ODH</sub>	0V < V <sub>IN</sub> < V <sub>CCIO</sub>	_	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	$V_{TRIP}$	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

# **On-Chip Termination (OCT) Specifications**

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 1–11 lists the Stratix IV OCT termination calibration accuracy specifications.

Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 1 of 2) (1)

Cumbal	Description	Conditions	Calib	Unit		
Symbol	Description	Conditions	C2	C3,I3, M3	C4,I4	UIIIL
25-Ω R <sub>S</sub> <sup>(2)</sup> 3.0, 2.5, 1.8, 1.5, 1.2	Internal series termination with calibration (25- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 8	± 8	± 8	%
50-Ω R <sub>S</sub> 3.0, 2.5, 1.8, 1.5, 1.2	Internal series termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 8	± 8	± 8	%
50-Ω R <sub>T</sub> 2.5, 1.8, 1.5, 1.2	Internal parallel termination with calibration (50- $\Omega$ setting)	V <sub>CCIO</sub> = 2.5, 1.8, 1.5, 1.2 V	± 10	± 10	± 10	%
20- $\Omega$ , 40- $\Omega$ , and 60- $\Omega$ R <sub>S</sub> $^{(3)}$ 3.0, 2.5, 1.8, 1.5, 1.2	Expanded range for internal series termination with calibration (20- $\Omega$ , 40- $\Omega$ , and 60- $\Omega$ R <sub>S</sub> setting)	V <sub>CCIO</sub> = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 10	± 10	± 10	%

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 1–13 lists OCT variation with temperature and voltage after power-up calibration. Use Table 1–13 to determine the OCT variation after power-up calibration and Equation 1–1 to determine the OCT variation without re-calibration.

Equation 1–1. OCT Variation Without Re-Calibration (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

#### Notes to Equation 1-1:

- (1) The  $R_{OCT}$  value calculated from Equation 1–1 shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2) R<sub>SCAL</sub> is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5) dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- (6) dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

Table 1–13 lists the OCT variation after the power-up calibration.

Table 1–13. OCT Variation after Power-Up Calibration (1)

Symbol	Description	V <sub>CCIO</sub> (V)	Typical	Unit
		3.0	0.0297	
		2.5	0.0344	
dR/dV	OCT variation with voltage without re-calibration	1.8	0.0499	%/mV
	To daily attorn	1.5	0.0744	
		1.2	0.1241	
		3.0	0.189	
	OCT variation with temperature without re-calibration	2.5	0.208	%/°C
dR/dT		1.8	0.266	
		1.5	0.273	
		1.2	0.317	

### Note to Table 1-13:

(1) Valid for  $V_{\text{CCIO}}$  range of ±5% and temperature range of 0° to 85°C.

#### **Pin Capacitance**

Table 1–14 lists the Stratix IV device family pin capacitance.

Table 1–14. Pin Capacitance for Stratix IV Devices (Part 1 of 2)

Symbol	Description	Value	Unit
C <sub>IOTB</sub>	Input capacitance on the top and bottom I/O pins	4	pF
C <sub>IOLR</sub>	Input capacitance on the left and right I/O pins	4	pF
C <sub>CLKTB</sub>	Input capacitance on the top and bottom non-dedicated clock input pins	4	pF
C <sub>CLKLR</sub>	Input capacitance on the left and right non-dedicated clock input pins	4	pF

Table 1–14. Pin Capacitance for Stratix IV Devices (Part 2 of 2)

Symbol	Description	Value	Unit
C <sub>OUTFB</sub>	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$\begin{array}{c} C_{\text{CLK1}},C_{\text{CLK3}},C_{\text{CLK8}},\\ \text{and}C_{\text{CLK10}} \end{array}$	Input capacitance for dedicated clock input pins	2	pF

## **Hot Socketing**

Table 1–15 lists the hot socketing specifications for Stratix IV devices.

Table 1-15. Hot Socketing Specifications for Stratix IV Devices

Symbol	Description	Maximum
I <sub>IOPIN (DC)</sub>	DC current per I/O pin	300 μΑ
I <sub>IOPIN (AC)</sub>	AC current per I/O pin	8 mA <sup>(1)</sup>
I <sub>XCVR-TX (DC)</sub>	DC current per transceiver TX pin	100 mA
I <sub>XCVR-RX (DC)</sub>	DC current per transceiver RX pin	50 mA

#### Note to Table 1-15:

# **Internal Weak Pull-Up Resistor**

Table 1–16 lists the weak pull-up resistor values for Stratix IV devices.

Table 1–16. Internal Weak Pull-Up Resistor for Stratix IV Devices (1), (3)

Symbol	Description	Conditions (V)	Value <sup>(4)</sup>	Unit
		$V_{CCIO} = 3.0 \pm 5\%$ (2)	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor	$V_{CCIO} = 2.5 \pm 5\%$ (2)	25	kΩ
R <sub>PU</sub>		$V_{CCIO} = 1.8 \pm 5\%$ (2)	25	kΩ
	option is enabled.	$V_{CCIO} = 1.5 \pm 5\%$ (2)	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$ (2)	25	kΩ

#### Notes to Table 1-16:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{\text{CCIO}}$ .
- (3) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k $\Omega$ .
- (4) These specifications are valid with ±10% tolerances to cover changes over PVT.

<sup>(1)</sup> The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I<sub>IOPIN</sub>| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

# I/O Standard Specifications

Table 1–17 through Table 1–22 list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Stratix IV devices. These tables also show the Stratix IV device family I/O standard specifications.  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

For an explanation of terms used in Table 1–17 through Table 1–22, refer to "Glossary" on page 1–64.

Table 1-17. Single-Ended I/O Standards

I/O		V <sub>CCIO</sub> (V)		VII	(V)	V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub>	I <sub>OH</sub>
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mÅ)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 * V <sub>CCIO</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.45	V <sub>CCIO</sub> - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 * V <sub>CCIO</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>CCIO</sub>	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 * V <sub>CCIO</sub>	0.65 * V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>CCIO</sub>	2	-2
3.0-V PCI	2.85	3	3.15	_	0.3 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	3.6	0.1 * V <sub>CCIO</sub>	0.9 * V <sub>CCIO</sub>	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	_	0.1 * V <sub>CCIO</sub>	0.9 * V <sub>CCIO</sub>	1.5	-0.5

Table 1–18. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications

I/O Standard		V <sub>CCIO</sub> (V)			V <sub>REF</sub> (V)			V <sub>TT</sub> (V)	
I/O Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.51 * V <sub>CCIO</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.47 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.53 * V <sub>CCIO</sub>	0.47 * V <sub>CCIO</sub>	V <sub>REF</sub>	0.53 * V <sub>CCIO</sub>
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V <sub>CCI0</sub> /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V <sub>CCI0</sub> /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 * V <sub>CCIO</sub>	0.5 * V <sub>CCIO</sub>	0.53 * V <sub>CCIO</sub>	_	V <sub>CCIO</sub> /2	_

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 2 of 9)

Symbol/ Description	Conditions	-2 Commercial Speed Grade		In∈ –2×	Commerce dustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	10 Hz	_	_	-50	_	_	-50	_	_	-50	dBc/Hz
	100 Hz	_	_	-80	_	_	-80	_	_	-80	dBc/Hz
Transmitter REFCLK	1 KHz	_	_	-110	_	_	-110	_	_	-110	dBc/Hz
Phase Noise	10 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	≥ 1 MHz	_	_	-130	_		-130	_	_	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	_	_	3	_	_	3	_	_	3	ps
R <sub>REF</sub>	_	_	2000 ± 1%	_	_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clocks											
Calibration block clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 (5)	_	50	2.5/ 37.5 (5)	_	50	2.5/ 37.5 (5)	_	50	_
Delta time between reconfig_clks	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	_	1	_	_	1	_	_	1	_	_	μѕ
Receiver											
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (Single width, non-PMA Direct) (23)	_	600	_	3750	600	_	3750	600	_	3750	Mbps
Data rate (Double width, non-PMA Direct) (23)	_	1000	_	8500	1000	_	6500	1000	_	6375 (22)	Mbps
Data rate (Single width, PMA Direct)	_	600	_	3250	600	_	3250	600	_	3250	Mbps

Symbol/ Description	Conditions		Commer eed Gra		Ind −2×	-3 Commercial/ Industrial and -2× Commercial Speed Grade (1)			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, Serial RapidIO SR/LR, CPRI LV/HV, OBSAI, SATA					Complia	nt				_
Programmable PPM detector (8)	_		± 62.5, 100, 125, 200, 250, 300, 500, 1000							ppm	
Run length	_	_	_   _   200   _   _   200   _   _   200							UI	
Programmable equalization (18)	_	_	_	16	_	_	16	_	_	16	dB
t <sub>LTR</sub> (9)	_	_	_	75	_	_	75	_	_	75	μs
t <sub>LTR_LTD_Manual</sub> (10)	_	15	_	_	15	_	_	15	_	_	μs
t <sub>LTD_Manual</sub> (11)	_	_	_	4000	_	_	4000	_	_	4000	ns
t <sub>LTD_Auto</sub> (12)	_	4000	_	_	4000	_		4000	_	_	ns
	PCIe Gen1					20 - 35	5				MHz
	PCIe Gen2					40 - 65	5				MHz
	(OIF) CEI PHY at 6.375 Gbps					20 - 35	5				MHz
	XAUI					10 - 18	3				MHz
Receiver CDR 3 dB Bandwidth in	Serial RapidIO 1.25 Gbps					10 - 18	3				MHz
lock-to-data (LTD) mode	Serial RapidIO 2.5 Gbps					10 - 18	3				MHz
	Serial RapidIO 3.125 Gbps	6 - 10							MHz		
	GIGE	6 - 10								MHz	
	SONET OC12					3 - 6					MHz
	SONET 0C48					14 - 19	)				MHz
Receiver buffer and CDR offset cancellation time (per channel)	_	_	_	1850 0	_	_	1850 0	_	_	18500	recon fig_ clk cycles

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 6 of 9)

Symbol/ Description	Conditions		-2 Commercial Speed Grade		Ind −2×	Commerc dustrial a Commer eed Grade	nd cial	–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Differential and common mode return loss	PCIe Gen1 and Gen2 (TX $V_{OD}=4$ ), XAUI (TX $V_{OD}=6$ ), HiGig+ (TX $V_{OD}=6$ ), CEI SR/LR (TX $V_{OD}=8$ ), Serial RapidIO SR ( $V_{OD}=6$ ), Serial RapidIO LR ( $V_{OD}=8$ ), CPRI LV ( $V_{OD}=6$ ), CPRI HV ( $V_{OD}=2$ ), OBSAI ( $V_{OD}=6$ ), SATA ( $V_{OD}=4$ ),					Complia	nt				
Rise time (14)	_	50	_	200	50	_	200	50		200	ps
Fall time (14)	_	50		200	50	_	200	50	_	200	ps
XAUI rise time	_	60	_	130	60	_	130	60	_	130	ps
XAUI fall time	_	60	_	130	60	_	130	60		130	ps
Intra-differential pair skew	_			15		_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe ×4, Basic ×4	_	_	120	_	_	120	_	_	120	ps
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCIe ×8, Basic ×8		_	500	_	_	500	_	_	500	ps

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 3 of 9)

Symbol/ Description	Conditions	-2 (		ercial	-3 (       and -2	Comme Industri	rcial/ al nercial	–3 Military <sup>(3)</sup> and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Total jitter at 5 Gbps (Gen2)	Compliance pattern	С	Compliant		(	Complia	nt	_			UI
PCIe (Gen 1) Electrical Id	lle Detect Threshold										
V <sub>RX-IDLE-DETDIFFp-p</sub> (16)	Compliance pattern	65	_	175	65	_	175	65	_	175	UI
Serial RapidIO Transmit J	litter Generation <sup>(8)</sup>										
Deterministic jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps	_	_	0.17	_	_	0.17	_	_	0.17	UI
(peak to peak)	Pattern = CJPAT										
Total jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	_		0.35	_	_	0.35	_	_	0.35	UI
Serial RapidIO Receiver											
Deterministic jitter	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.3	7		> 0.37	,		> 0.3	37	UI
tolerance (peak-to-peak)	Pattern = CJPAT										
Combined deterministic and random jitter	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.5	5		> 0.55	;		> 0.5	5	UI
tolerance (peak-to-peak)	Pattern = CJPAT										
	Jitter Frequency = 22.1 KHz Data Rate = 1.25, 2.5, 3.125 Gbps		> 8.5	j.		> 8.5			> 8.5	5	UI
	Pattern = CJPAT										
	Jitter Frequency = 1.875 MHz										
Sinusoidal jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.1			> 0.1			> 0.	1	UI
	Pattern = CJPAT										
	Jitter Frequency = 20 MHz										
	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.1			> 0.1			> 0.	1	UI
	Pattern = CJPAT										
GIGE Transmit Jitter Gen	eration <sup>(9)</sup>										
Deterministic jitter (peak-to-peak)	Pattern = CRPAT		_	0.14	_	_	0.14	_	_	0.14	UI
Total jitter (peak-to-peak)	Pattern = CRPAT	_		0.279	_		0.279	_	_	0.279	UI

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 4 of 9)

Symbol/ Description	Conditions		Comme eed Gi		-3 Commercial/ Industrial and -2× Commercial Speed Grade			–3 Military <sup>(3)</sup> and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
GIGE Receiver Jitter Tole	rance <sup>(9)</sup>										
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.4	ļ		> 0.4			> 0.	4	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.60	6		> 0.66			> 0.6	66	UI
HiGig Transmit Jitter Gen	eration <sup>(10)</sup>										
Deterministic jitter (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT	_	_	0.17	_	_	_	_	_	_	UI
Total jitter (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT	_	_	0.35	_	_	_	_	_	_	UI
HiGig Receiver Jitter Tolo	erance <sup>(10)</sup>	I							I		I
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT		> 0.3	7	_	_	_	_		_	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT		> 0.6	5	_	_	_	_	_	_	UI
	Jitter Frequency = 22.1 KHz Data Rate = 3.75 Gbps		> 8.5	i	_	_	_	_	_	_	UI
	Pattern = CJPAT										
Sinusoidal jitter	Jitter Frequency = 1.875MHz		> 0.1								UI
tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT		> 0.1				_			_	UI
	Jitter Frequency = 20 MHz										
	Data Rate = 3.75 Gbps Pattern = CJPAT		> 0.1		_	_	_		_	_	UI
(OIF) CEI Transmitter Jitt		1			I	1	<u> </u>	I	1	<u> </u>	1
	Data Rate = 6.375 Gbps										
Total jitter (peak-to-peak)	Pattern = PRBS15 BER = 10 <sup>-12</sup>	_		0.3	_	_	0.3	-	_	0.3	UI
(OIF) CEI Receiver Jitter	Tolerance <sup>(11)</sup>	•			•	-			•		•
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 6.375 Gbps Pattern = PRBS31 BER = 10 <sup>-12</sup>	> 0.675		> 0.675		_	_	>0.675	UI		

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 8 of 9)

Symbol/ Description	Conditions		–2 Commercial Speed Grade		-3 Commercial/ Industrial and -2× Commercial Speed Grade			–3 N –4 ( Indu	Unit		
			Тур	Max	Min	Тур	Max	Min	Тур	Max	
OBSAI Transmit Jitter Ge	neration <sup>(19)</sup>										
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6MHz Pattern = CJPAT		_	0.35	_		0.35	_	_	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6MHz Pattern = CJPAT	_	_	0.17	_		0.17	_	_	0.17	UI
OBSAI Receiver Jitter Tol	erance <sup>(19)</sup>										
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.3	7	> 0.37			> 0.37			UI
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.5	5	> 0.55			> 0.55		55	UI
Sinusoidal Jitter	Jitter Frequency = 5.4 KHz Pattern = CJPAT		> 8.5	j	> 8.5			> 8.5			UI
tolerance at 768 Mbps	Jitter Frequency = 460 MHz to 20 MHz	> 0.1			> 0.1		> 0.1		1	UI	
	Pattern = CJPAT										
	Jitter Frequency = 10.9 KHz	> 8.5		> 8.5		> 8.5		5	UI		
Sinusoidal Jitter	Pattern = CJPAT										
tolerance at 1536 Mbps	Jitter Frequency = 921.6 MHz to 20 MHz Pattern = CJPAT	> 0.1		> 0.1 > 0.1 > 0.1		> 0.1		1	UI		

# **DSP Block Specifications**

Table 1–35 lists the Stratix IV DSP block performance specifications.

Table 1–35. Block Performance Specifications for Stratix IV DSP Devices (1)

	Resources Used	Pertormance								
Mode	Number of Multipliers	-1 Industrial and-2/-2× Commercial/ Industrial Speed Grade	-3 Commercial Speed Grade	-3 Industrial Speed Grade	-4 Commercial Speed Grade	–4 Industrial Speed Grade	Unit			
9×9-bit multiplier (A, C, E, G) (2)	1	520	460	460	400	400	MHz			
9×9-bit multiplier (B, D, F, H) (2)	1	520	460	460	400	400	MHz			
12×12-bit multiplier (A, E) (3)	1	540	500	500	440	440	MHz			
12×12-bit multiplier (B, D, F, H) (3)	1	540	500	500	440	430	MHz			
18×18-bit multiplier	1	600	550	550	480	480	MHz			
36×36-bit multiplier	1	480	440	440	380	380	MHz			
18×18-bit multiply accumulator	4	490	440	440	380	380	MHz			
18×18-bit multiply adder	4	510	470	470	410	400	MHz			
18×18-bit multiply adder-signed full precision	2	490	450	440	390	390	MHz			
18×18-bit multiply adder with loopback <sup>(4)</sup>	2	390	350	350	310	300	MHz			
36-bit shift (32-bit data)	1	490	440	440	380	380	MHz			
Double mode	1	480	440	440	380	370	MHz			

## Notes to Table 1-35:

- (1) Maximum is for fully pipelined block with **Round** and **Saturation** disabled.
- (2) The DSP block implements eight independent 9b'9b multiplies using A, B, C, D for the top DSP half block and E, F, G, H for the bottom DSP half block multipliers.
- (3) The DSP block implements six independent 12b´12b multiplies using A, B, D for the top DSP half block and E, F, H for the bottom DSP half block multipliers.
- (4) Maximum for loopback input registers disabled, Round and Saturation disabled, and pipeline and output registers enabled.

Table 1-54. Glossary Table (Part 2 of 4)

Letter	Subject	Definitions
Letter J	JTAG Timing Specifications	High-speed I/O block: Deserialization factor (width of parallel data bus).  JTAG Timing Specifications:  TMS  TDI  TCK  TCK  TCK  TCK  TCK  TCK  TCK  TC
K, L, M, N, O	_	TDO t <sub>JPZZ</sub> t <sub>JPCO</sub> t <sub>JPZZ</sub>
Р	PLL Specifications	Diagram of PLL Specifications (1)  CLKOUT Pins four_EXT  Core Clock  Reconfigurable in User Mode  External Feedback  Note:  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.
Q	_	_
R	$R_{L}$	Receiver differential input discrete resistor (external to Stratix IV device).