E·XFL

Intel - EPM3064ATC100-10NA Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	66
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm3064atc100-10na

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development system software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal mode, which achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 3000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the two global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product–term select matrix allocates product terms to control these operations. Although the product–term–driven preset and clear from the register are active high, active–low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active–low dedicated global clear pin (GCLRn).

Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, highly complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 3000A architecture also offers both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. Shareable expanders incur a small delay (t_{SEXP}). Figure 3 shows how shareable expanders can feed multiple macrocells.





Shareable expanders can be shared by any or all macrocells in an LAB.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 3000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.





While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 3000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri–state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or $V_{CC}.$ Figure 6 shows the I/O control block for MAX 3000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

Figure 6. I/O Control Block of MAX 3000A Devices



Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri–state buffer control is connected to ground, the output is tri-stated (high impedance), and the I/O pin can be used as a dedicated input. When the tri–state buffer control is connected to V_{CC} , the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In–System Programmability

MAX 3000A devices can be programmed in–system via an industry– standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 kΩ.

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick–and–place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in–circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high–pin–count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in-circuit testers, PCs, or embedded processors.

For more information on using the Jam STAPL programming and test language, see Application Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor), Application Note 122 (Using Jam STAPL for ISP & ICR via an Embedded Processor) and AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code).

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 3000A Device

The time required to program a single MAX 3000A device in-system can be calculated from the following formula:

$t_{PROG} =$	$t_{PPULSE} + \frac{Cy}{-}$	^{rcle} ртск ^f тск
where: t		Programming timeSum of the fixed times to erase, program, and
	<i>v</i> 110m	verify the EEPROM cells = Number of TCK cycles to program a device = TCK frequency

The ISP times for a stand-alone verification of a single MAX 3000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + -$	rclevtck ftck
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	 Verify time Sum of the fixed times to verify the EEPROM cells Number of TCK cycles to verify a device

The instruction register length of MAX 3000A devices is 10 bits. The IDCODE and USERCODE register length is 32 bits. Tables 8 and 9 show the boundary-scan register length and device IDCODE information for MAX 3000A devices.

Table 8. MAX 3000A Boundary–Scan Register Length						
Device Boundary–Scan Register Length						
EPM3032A	96					
EPM3064A	192					
EPM3128A	288					
EPM3256A	480					
EPM3512A	624					

Table 9. 32–Bit MAX 3000A Device IDCODE Value Note (1)									
Device		IDCODE (32 bits)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)					
EPM3032A	0001	0111 0000 0011 0010	00001101110	1					
EPM3064A	0001	0111 0000 0110 0100	00001101110	1					
EPM3128A	0001	0111 0001 0010 1000	00001101110	1					
EPM3256A	0001	0111 0010 0101 0110	00001101110	1					
EPM3512A	0001	0111 0101 0001 0010	00001101110	1					

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.

See Application Note 39 (IEEE 1149.1 (JTAG) Boundary–Scan Testing in Altera Devices) for more information on JTAG BST.

Figure 7 shows the timing information for the JTAG signals.



Figure 7. MAX 3000A JTAG Waveforms

Table 10 shows the JTAG timing parameters and values for MAX 3000A devices.

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		25	ns
t _{JSZX}	Update register high impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

MAX 3000A Programmable Logic Device Family Data Sheet

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(10)	3.0	3.6	V
V _{CCIO}	Supply voltage for output drivers, 3.3–V operation		3.0	3.6	V
	Supply voltage for output drivers, 2.5–V operation		2.3	2.7	V
V _{CCISP}	Supply voltage during ISP		3.0	3.6	V
VI	Input voltage	(3)	-0.5	5.75	V
Vo	Output voltage		0	V _{CCIO}	V
T _A	Ambient temperature	Commercial range	0	70	°C
		Industrial range	-40	3.6 5.75 V _{CCIO} 70 85 90	°C
Т _Ј	Junction temperature	Commercial range	0	90	°C
		Industrial range (11)	-40	105	°C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Table 1	Table 14. MAX 3000A Device DC Operating Conditions Note (4)								
Symbol	Parameter	Conditions	Min	Max	Unit				
VIH	High-level input voltage	1.7	5.75	V					
V _{IL}	Low-level input voltage		-0.5	0.8	V				
	3.3–V high–level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (5)$	2.4		V				
	3.3–V high–level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (5)$	V _{CCIO} – 0.2		V				
	2.5-V high-level output voltage	I _{OH} = -100 μA DC, V _{CCIO} = 2.30 V (5)	2.1		V				
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V} (5)$	2.0		V				
		I_{OH} = -2 mA DC, V_{CCIO} = 2.30 V (5)	1.7		V				
V _{OL}	3.3-V low-level TTL output voltage	$I_{OL} = 8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (6)		0.4	V				
	3.3–V low–level CMOS output voltage	I _{OL} = 0.1 mA DC, V _{CCIO} = 3.00 V <i>(</i> 6 <i>)</i>		0.2	V				
	2.5-V low-level output voltage	I_{OL} = 100 µA DC, V_{CCIO} = 2.30 V (6)		0.2	V				
		I_{OL} = 1 mA DC, V_{CCIO} = 2.30 V (6)		0.4	V				
V _{OL}		I_{OL} = 2 mA DC, V_{CCIO} = 2.30 V (6)		0.7	V				
l _l	Input leakage current	$V_{I} = -0.5 \text{ to } 5.5 \text{ V} (7)$	-10	10	μΑ				
I _{oz}	Tri-state output off-state current	$V_1 = -0.5 \text{ to } 5.5 \text{ V} (7)$	-10	10	μΑ				
R _{ISP}	Value of I/O pin pull–up resistor when programming in–system or during power–up	V _{CCIO} = 2.3 to 3.6 V (8)	20	74	kΩ				

Table 1	Table 15. MAX 3000A Device Capacitance Note (9)							
Symbol	Parameter	Conditions	Max	Unit				
CIN	Input pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		8	pF			
C _{I/O}	I/O pin capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF			

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- All pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (4) These values are specified under the recommended operating conditions, as shown in Table 13 on page 22.
- (5) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high–level TTL or CMOS output current.
- (6) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current.
- (7) This value is specified during normal device operation. During power-up, the maximum leakage current is ±300 μA.
- (8) This pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (9) Capacitance is measured at 25° C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (10) The POR time for all MAX 3000A devices does not exceed 100 μ s. The sufficient V_{CCINT} voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.
- (11) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.

Figure 9 shows the typical output drive characteristics of MAX 3000A devices.

Figure 11. MAX 3000A Switching Waveforms



Altera Corporation

Table 17	Table 17. EPM3032A Internal Timing Parameters (Part 2 of 2) Note (1)								
Symbol	Parameter	Conditions	Conditions Speed Grade Unit						Unit
			-4		-7		-10		
			Min	Max	Min	Max	Min	Max	
t _{LPA}	Low-power adder	(5)		2.5		4.0		5.0	ns

Table 18	8. EPM3064A External Timin	g Parameters	Note (1)					
Symbol	Parameter	Conditions	Speed Grade						Unit
			_	4	-	7	-10		
			Min	Мах	Min	Мах	Min	Мах	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz
t _{ACNT}	Minimum array clock period	(2)		4.5		7.4		10.0	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz

Г

٦

Symbol	Parameter	Conditions	Speed Grade						Unit
			-	4	-	-7	-10		
			Min	Max	Min	Мах	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		1.1		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t _{SEXP}	Shared expander delay			1.8		3.0		3.9	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.5		2.5		3.2	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off V _{CCIO} = 2.5 V	C1 = 35 pF		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{RD}	Register delay			0.7		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.6		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.9		2.5	ns
t _{EN}	Register enable time			0.6		1.0		1.2	ns
t _{GLOB}	Global control delay			1.0		1.5		2.2	ns
t _{PRE}	Register preset time			1.3		2.1		2.9	ns
t _{CLR}	Register clear time		İ	1.3		2.1		2.9	ns

Table 19	Table 19. EPM3064A Internal Timing Parameters (Part 2 of 2) Note (1)									
Symbol	Parameter	Conditions		Speed Grade						
			-4		-7		-10			
			Min Max		Min	Max	Min	Max		
t _{PIA}	PIA delay	(2)		1.0		1.7		2.3	ns	
t _{LPA}	Low-power adder	(5)		3.5		4.0		5.0	ns	

 Table 20. EPM3128A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions			Speed	Grade			Unit
			_	5	-	7	-10		
			Min	Мах	Min	Max	Min	Мах	
t _{PD1}	Input to non– registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t _{SU}	Global clock setup time	(2)	3.3		4.9		6.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.8		2.8		3.8		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.4		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.9	1.0	7.1	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{cnt}	Minimum global clock period	(2)		5.2		7.7		10.2	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz
t _{acnt}	Minimum array clock period	(2)		5.2		7.7		10.2	ns

Table 2	Table 21. EPM3128A Internal Timing Parameters (Part 2 of 2) Note (1)									
Symbol	Parameter	Conditions			Speed	l Grade			Unit	
			-	-5 -5		-7	_	10		
			Min	Мах	Min	Мах	Min	Мах		
t _{SU}	Register setup time		1.4		2.1		2.9		ns	
t _H	Register hold time		0.6		1.0		1.3		ns	
t _{RD}	Register delay			0.8		1.2		1.6	ns	
t _{COMB}	Combinatorial delay			0.5		0.9		1.3	ns	
t _{IC}	Array clock delay			1.2		1.7		2.2	ns	
t _{EN}	Register enable time			0.7		1.0		1.3	ns	
t _{GLOB}	Global control delay			1.1		1.6		2.0	ns	
t _{PRE}	Register preset time			1.4		2.0		2.7	ns	
t _{CLR}	Register clear time			1.4		2.0		2.7	ns	
t _{PIA}	PIA delay	(2)		1.4		2.0		2.6	ns	
t _{LPA}	Low-power adder	(5)		4.0		4.0		5.0	ns	

 Table 22. EPM3256A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions		Speed	Grade		Unit
			-	-7	-10		
			Min	Мах	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		7.5		10	ns
t _{PD2}	I/O input to non–registered output	C1 = 35 pF (2)		7.5		10	ns
t _{SU}	Global clock setup time	(2)	5.2		6.9		ns
t _H	Global clock hold time	(2)	0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.8	1.0	6.4	ns
t _{CH}	Global clock high time		3.0		4.0		ns
t _{CL}	Global clock low time		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	2.7		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.5		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	7.3	1.0	9.7	ns
t _{ACH}	Array clock high time		3.0		4.0		ns
t _{ACL}	Array clock low time		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		4.0		ns

Table 23.	EPM3256A Internal Timing Para	meters (Part 2 of 2	2) Not	e (1)			
Symbol	Parameter	Conditions		Speed	Grade		Unit
			-7		-10		
			Min	Мах	Min	Мах	
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0	ns
t _{SU}	Register setup time		2.1		2.9		ns
t _H	Register hold time		0.9		1.2		ns
t _{RD}	Register delay			1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.8		1.2	ns
t _{IC}	Array clock delay			1.6		2.1	ns
t _{EN}	Register enable time			1.0		1.3	ns
t _{GLOB}	Global control delay			1.5		2.0	ns
t _{PRE}	Register preset time			2.3		3.0	ns
t _{CLR}	Register clear time			2.3		3.0	ns
t _{PIA}	PIA delay	(2)		2.4		3.2	ns
t _{LPA}	Low-power adder	(5)		4.0		5.0	ns

 Table 24. EPM3512A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions		Speed	Grade		Unit
			-7		-1	0	
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF (2)		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	5.6		7.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.7	1.0	6.3	ns
t _{CH}	Global clock high time		3.0		4.0		ns
t _{CL}	Global clock low time		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	2.5		3.5		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		ns

Altera Corporation

Symbol	Parameter	Conditions		Unit			
			-7		-10		1
			Min	Max	Min	Max	
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	7.8	1.0	10.4	ns
t _{ACH}	Array clock high time		3.0		4.0		ns
t _{ACL}	Array clock low time		3.0		4.0		ns
tCPPW	Minimum pulse width for clear and preset	(3)	3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		8.6		11.5	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	116.3		87.0		MHz
t _{ACNT}	Minimum array clock period	(2)		8.6		11.5	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	116.3		87.0		MHz

 Table 25. EPM3512A Internal Timing Parameters (Part 1 of 2)
 Note (1)

Symbol	Parameter	Conditions		Speed	Grade		Unit
				-7		-10	
			Min	Мах	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		0.9	ns
t _{IO}	I/O input pad and buffer delay			0.7		0.9	ns
t _{FIN}	Fast input delay			3.1		3.6	ns
t _{SEXP}	Shared expander delay			2.7		3.5	ns
t _{PEXP}	Parallel expander delay			0.4		0.5	ns
t _{LAD}	Logic array delay			2.2		2.8	ns
t _{LAC}	Logic control array delay			1.0		1.3	ns
t _{IOE}	Internal output enable delay			0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.0		1.5	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.5		2.0	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.0		6.5	ns

MAX 3000A Programmable Logic Device Family Data Sheet

Symbol	Parameter	Conditions		Speed	Grade		Unit
			-	-7		-10	
			Min	Max	Min	Max	
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0	ns
t _{SU}	Register setup time		2.1		3.0		ns
t _H	Register hold time		0.6		0.8		ns
t _{FSU}	Register setup time of fast input		1.6		1.6		ns
t _{FH}	Register hold time of fast input		1.4		1.4		ns
t _{RD}	Register delay			1.3		1.7	ns
t _{COMB}	Combinatorial delay			0.6		0.8	ns
t _{IC}	Array clock delay			1.8		2.3	ns
t _{EN}	Register enable time			1.0		1.3	ns
t _{GLOB}	Global control delay			1.7		2.2	ns
t _{PRE}	Register preset time			1.0		1.4	ns
t _{CLR}	Register clear time			1.0		1.4	ns
t _{PIA}	PIA delay	(2)		3.0		4.0	ns
t _{LPA}	Low-power adder	(5)		4.5		5.0	ns

Notes to tables:

(1) These values are specified under the recommended operating conditions, as shown in Table 13 on page 22. See Figure 11 on page 26 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.

(3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.

(4) These parameters are measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(5) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , t_{ACL} , and t_{CPPW} parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 3000A devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices).*

The $I_{\rm CCINT}$ value depends on the switching frequency and the application logic. The $I_{\rm CCINT}$ value is calculated with the following equation:

I_{CCINT} =

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$

The parameters in the I_{CCINT} equation are:

MC _{TON}	=	Number of macrocells with the Turbo Bit [™] option turned on, as reported in the Quartus II or MAX+PLUS II Report File (.rpt)
MC _{DEV}	=	Number of macrocells in the device
MCUSED		Total number of macrocells in the design, as reported in
		the RPT File
f _{MAX}	=	Highest clock frequency to the device
tog _{LC}	=	Average percentage of logic cells toggling at each clock
		(typically 12.5%)
A, B, C	=	Constants (shown in Table 26)

Table 26. MAX 3000A I _{CC} Equation Constants								
Device	Α	В	С					
EPM3032A	0.71	0.30	0.014					
EPM3064A	0.71	0.30	0.014					
EPM3128A	0.71	0.30	0.014					
EPM3256A	0.71	0.30	0.014					
EPM3512A	0.71	0.30	0.014					

The I_{CCINT} calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16–bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.



