
E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	4.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	34
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm3064atc44-4nag

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More


Features

- PCI compatible
- Bus-friendly architecture including programmable slew-rate control
- Open–drain output option
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a power reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- Enhanced architectural features, including:
 - 6 or 10 pin- or logic-driven output enable signals
 - Two global clock signals with optional inversion
 - Enhanced interconnect resources for improved routability
 - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from third-party manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with the Altera master programming unit (MPU), MasterBlaster[™] communications cable, ByteBlasterMV[™] parallel port download cable, BitBlaster[™] serial download cable as well as programming hardware from third-party manufacturers and any in-circuit tester that supports Jam[™] Standard Test and Programming Language (STAPL) Files (.jam), Jam STAPL Byte-Code Files (.jbc), or Serial Vector Format Files (.svf)

General Description	MAX 3000A devices are low-cost, high-performance devices based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 3000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 3000A devices in the -4, -5, -6, -7, and -10 speed grades are compatible with the timing requirements of the PCI Special Interact Crown (PCI SIC). PCI Logal Pure
	requirements of the PCI Special Interest Group (PCI SIG) PCI Local Bus
	Specification, Revision 2.2. See Table 2.

Macrocells

MAX 3000A macrocells can be individually configured for either sequential or combinatorial logic operation. Macrocells consist of three functional blocks: logic array, product–term select matrix, and programmable register. Figure 2 shows a MAX 3000A macrocell.



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product–term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera development system software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal mode, which achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.


Two global clock signals are available in MAX 3000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the two global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product–term select matrix allocates product terms to control these operations. Although the product–term–driven preset and clear from the register are active high, active–low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active–low dedicated global clear pin (GCLRn).

Expander Product Terms

Although most logic functions can be implemented with the five product terms available in each macrocell, highly complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 3000A architecture also offers both shareable and parallel expander product terms ("expanders") that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

Figure 6. I/O Control Block of MAX 3000A Devices



Note:

(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have 10 output enables.

When the tri–state buffer control is connected to ground, the output is tri-stated (high impedance), and the I/O pin can be used as a dedicated input. When the tri–state buffer control is connected to V_{CC} , the output is enabled.

The MAX 3000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

In–System Programmability

MAX 3000A devices can be programmed in–system via an industry– standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 kΩ.

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick–and–place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in–circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high–pin–count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in-circuit testers, PCs, or embedded processors.

For more information on using the Jam STAPL programming and test language, see Application Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor), Application Note 122 (Using Jam STAPL for ISP & ICR via an Embedded Processor) and AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code).

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- 1. *Enter ISP*. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- 4. *Program.* Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- 5. *Verify*: Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. *Exit ISP*. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 3000A Device

The time required to program a single MAX 3000A device in-system can be calculated from the following formula:

$t_{PROG} =$	$t_{PPULSE} + \frac{Cy}{-}$	^{rcle} ртск ^f тск
where: t		Programming timeSum of the fixed times to erase, program, and
	<i>v</i> 110m	verify the EEPROM cells = Number of TCK cycles to program a device = TCK frequency

The ISP times for a stand-alone verification of a single MAX 3000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + -$	rclevtck ftck
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	 Verify time Sum of the fixed times to verify the EEPROM cells Number of TCK cycles to verify a device

The programming times described in Tables 4 through 6 are associated with the worst-case method using the enhanced ISP algorithm.

Table 4. MAX 3000A t _{PULSE} & Cycle _{TCK} Values												
Device	Device Programming			Verification								
	t _{PPULSE} (s)	Cycle _{PTCK}	Cycle _{VTCK}									
EPM3032A	2.00	55,000	0.002	18,000								
EPM3064A	2.00	105,000	0.002	35,000								
EPM3128A	2.00	205,000	0.002	68,000								
EPM3256A	2.00	447,000	0.002	149,000								
EPM3512A	2.00	890,000	0.002	297,000								

Tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 5. MAX	e 5. MAX 3000A In-System Programming Times for Different Test Clock Frequencies											
Device		f _{TCK}										
	10 MHz	MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz										
EPM3032A	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S			
EPM3064A	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	S			
EPM3128A	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	S			
EPM3256A	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	S			
EPM3512A	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S			

Table 6. MAX 3000A Stand-Alone Verification Times for Different Test Clock Frequencies												
Device		f _{TCK}										
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz				
EPM3032A	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	S			
EPM3064A	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	s			
EPM3128A	0.01	0.02	0.04	0.07	0.14	0.34	0.68	1.36	s			
EPM3256A	0.02	0.03	0.08	0.15	0.30	0.75	1.49	2.98	S			
EPM3512A	0.03	0.06	0.15	0.30	0.60	1.49	2.97	5.94	S			

Figure 7 shows the timing information for the JTAG signals.




Figure 7. MAX 3000A JTAG Waveforms

Table 10 shows the JTAG timing parameters and values for MAX 3000A devices.

Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		25	ns
t _{JSZX}	Update register high impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Note:

(1) When V_{CCIO} is 3.3 V, a MAX 3000A device can drive a 2.5–V device that has 3.3–V tolerant inputs.

Open–Drain Output Option

MAX 3000A devices provide an optional open–drain (equivalent to open-collector) output for each I/O pin. This open–drain output enables the device to provide system–level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired–OR plane.

Open-drain output pins on MAX 3000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high $V_{\rm IH}$. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor

Slew–Rate Control


The output buffer for each MAX 3000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Design Security All MAX 3000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing MAX 3000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 8. Test patterns can be used and then erased during early stages of the production flow.

Figure 8. MAX 3000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fastground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5–V outputs. Numbers without brackets are for 3.3-V devices or outputs.



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

Table 1	Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1)											
Symbol	Parameter	Conditions	Min	Max	Unit							
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V							
VI	DC input voltage		-2.0	5.75	V							
I _{OUT}	DC output current, per pin		-25	25	mA							
T _{STG}	Storage temperature	No bias	-65	150	°C							
T _A	Ambient temperature	Under bias	-65	135	°C							
TJ	Junction temperature	PQFP and TQFP packages, under bias		135	°C							

Table 17	Table 17. EPM3032A Internal Timing Parameters (Part 2 of 2) Note (1)								
Symbol	Parameter	Conditions	Conditions Speed Grade Unit						Unit
			-4		-4 -7		-10		
			Min	Max	Min	Max	Min	Max	
t _{LPA}	Low-power adder	(5)		2.5		4.0		5.0	ns

Table 18	8. EPM3064A External Timin	g Parameters	Note (1)					
Symbol	Parameter	Conditions	Speed Grade						
			-4		-7		-10		1
			Min	Мах	Min	Мах	Min	Мах	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz
t _{ACNT}	Minimum array clock period	(2)		4.5		7.4		10.0	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz

Г

٦

Symbol	Parameter	Conditions	Speed Grade						
			-	-4		-7	-10		
			Min	Max	Min	Мах	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		1.1		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t _{SEXP}	Shared expander delay			1.8		3.0		3.9	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.5		2.5		3.2	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off V _{CCIO} = 2.5 V	C1 = 35 pF		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{RD}	Register delay			0.7		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.6		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.9		2.5	ns
t _{EN}	Register enable time			0.6		1.0		1.2	ns
t _{GLOB}	Global control delay			1.0		1.5		2.2	ns
t _{PRE}	Register preset time			1.3		2.1		2.9	ns
t _{CLR}	Register clear time		İ	1.3		2.1		2.9	ns

MAX 3000A Programmable Logic Device Family Data Sheet

Table 20. EPM3128A External Timing Parameters Note (1)										
Symbol	Parameter	Conditions	s Speed Grade Unit							
			_!	5	-	7	-10			
			Min	Max	Min	Max	Min	Мах		
f _{acnt}	Maximum internal array clock frequency	(2), (4)	192.3		129.9		98.0		MHz	

Symbol	Parameter	Conditions	Speed Grade						
			-5		-7		-10		
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		1.0		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.7		1.0		1.4	ns
t _{SEXP}	Shared expander delay			2.0		2.9		3.8	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.6		2.4		3.1	ns
t _{LAC}	Logic control array delay			0.7		1.0		1.3	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.2		1.6	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.3		1.7		2.1	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		5.8		6.2		6.6	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF	1	4.0		4.0		5.0	ns

-

Table 22. EPM3256A External Timing Parameters Note (1)									
Symbol	Parameter	Conditions		Unit					
			_	7	-10		1		
			Min	Max	Min	Max	-		
t _{CNT}	Minimum global clock period	(2)		7.9		10.5	ns		
f _{CNT}	Maximum internal global clock frequency	(2), (4)	126.6		95.2		MHz		
t _{acnt}	Minimum array clock period	(2)		7.9		10.5	ns		
f _{acnt}	Maximum internal array clock frequency	(2), (4)	126.6		95.2		MHz		

Symbol	Parameter	Conditions		Unit			
			-7		-10		1
			Min	Max	Min	Мах	1
t _{IN}	Input pad and buffer delay			0.9		1.2	ns
t _{IO}	I/O input pad and buffer delay			0.9		1.2	ns
t _{SEXP}	Shared expander delay			2.8		3.7	ns
t _{PEXP}	Parallel expander delay			0.5		0.6	ns
t _{LAD}	Logic array delay			2.2		2.8	ns
t _{LAC}	Logic control array delay			1.0		1.3	ns
t _{IOE}	Internal output enable delay			0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.2		1.6	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF		1.7		2.1	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.2		6.6	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off V_{CCIO} = 3.3 V	C1 = 35 pF		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off V_{CCIO} = 2.5 V	C1 = 35 pF		4.5		5.5	ns

Table 23.	EPM3256A Internal Timing Para	meters (Part 2 of 2	2) Not	e (1)			
Symbol	Parameter	Conditions		Unit			
			-7		-10		
			Min	Мах	Min	Мах	
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0	ns
t _{SU}	Register setup time		2.1		2.9		ns
t _H	Register hold time		0.9		1.2		ns
t _{RD}	Register delay			1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.8		1.2	ns
t _{IC}	Array clock delay			1.6		2.1	ns
t _{EN}	Register enable time			1.0		1.3	ns
t _{GLOB}	Global control delay			1.5		2.0	ns
t _{PRE}	Register preset time			2.3		3.0	ns
t _{CLR}	Register clear time			2.3		3.0	ns
t _{PIA}	PIA delay	(2)		2.4		3.2	ns
t _{LPA}	Low-power adder	(5)		4.0		5.0	ns

 Table 24. EPM3512A External Timing Parameters
 Note (1)

Symbol	Parameter	Conditions		Unit			
			-	7	-10		
			Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		7.5		10.0	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF (2)		7.5		10.0	ns
t _{SU}	Global clock setup time	(2)	5.6		7.6		ns
t _H	Global clock hold time	(2)	0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.7	1.0	6.3	ns
t _{CH}	Global clock high time		3.0		4.0		ns
t _{CL}	Global clock low time		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	2.5		3.5		ns
t _{AH}	Array clock hold time	(2)	0.2		0.3		ns

Altera Corporation

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information.

Figures 14 through 18 show the package pin–out diagrams for MAX 3000A devices.

Figure 14. 44–Pin PLCC/TQFP Package Pin–Out Diagram

Package outlines not drawn to scale.




Figure 15. 100-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 16. 144–Pin TQFP Package Pin–Out Diagram

Package outline not drawn to scale.





Figure 18. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the MAX 3000A Programmable Logic Device Data Sheet version 3.4 supersedes information published in previous versions. The following changes were made in the MAX 3000A Programmable Logic Device Data Sheet version 3.4:

Version 3.4

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.4:

Updated Table 1.

Version 3.3

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.3:

- Updated Tables 3, 13, and 26.
- Added Tables 4 through 6.
- Updated Figures 12 and 13.
- Added "Programming Sequence" on page 13 and "Programming Times" on page 13

Version 3.2

The following change were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.2:

Updated the EPM3512 I_{CC} versus frequency graph in Figure 13.

Version 3.1

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.1:

- Updated timing information in Table 1 for the EPM3256A device.
- Updated *Note (10)* of Table 15.

Version 3.0

The following changes were made in the *MAX 3000A Programmable Logic Device Data Sheet* version 3.0:

- Added EPM3512A device.
- Updated Tables 2 and 3.