



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | 1250 |
| Number of I/O | 34 |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm3064ati44-10nae |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

...and More Features

- PCI compatible
- Bus-friendly architecture including programmable slew-rate control
- Open-drain output option
- Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls
- Programmable power-saving mode for a power reduction of over 50% in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- Enhanced architectural features, including:
 - 6 or 10 pin- or logic-driven output enable signals
 - Two global clock signals with optional inversion
 - Enhanced interconnect resources for improved routability
 - Programmable output slew-rate control
- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstations, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from third-party manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with the Altera master programming unit (MPU), MasterBlaster™ communications cable, ByteBlasterMV™ parallel port download cable, BitBlaster™ serial download cable as well as programming hardware from third-party manufacturers and any in-circuit tester that supports Jam™ Standard Test and Programming Language (STAPL) Files (.jam), Jam STAPL Byte-Code Files (.jbc), or Serial Vector Format Files (.svf)


General Description

MAX 3000A devices are low–cost, high–performance devices based on the Altera MAX architecture. Fabricated with advanced CMOS technology, the EEPROM–based MAX 3000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 3000A devices in the -4, -5, -6, -7, and -10 speed grades are compatible with the timing requirements of the PCI Special Interest Group (PCI SIG) **PCI Local Bus Specification, Revision 2.2.** See Table 2.

Macrocells

MAX 3000A macrocells can be individually configured for either sequential or combinatorial logic operation. Macrocells consist of three functional blocks: logic array, product–term select matrix, and programmable register. Figure 2 shows a MAX 3000A macrocell.

Figure 2. MAX 3000A Macrocell



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product–term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. Shareable expanders incur a small delay (t_{SEXP}) . Figure 3 shows how shareable expanders can feed multiple macrocells.

Shareable expanders can be shared by any or all macrocells in an LAB.

Macrocell Product-Term Logic

Product-Term Select Matrix

Macrocell Product-Term Logic

Additional Product-Term Logic

Figure 3. MAX 3000A Shareable Expanders

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

In-System Programmability

MAX 3000A devices can be programmed in–system via an industry–standard four–pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and debugging cycles. The MAX 3000A architecture internally generates the high programming voltages required to program its EEPROM cells, allowing in–system programming with only a single 3.3–V power supply. During in–system programming, the I/O pins are tri–stated and weakly pulled–up to eliminate board conflicts. The pull–up value is nominally 50 k Ω .

MAX 3000A devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that ensures safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (PCB) with standard pick-and-place equipment before they are programmed. MAX 3000A devices can be programmed by downloading the information via in-circuit testers, embedded processors, the MasterBlaster communications cable, the ByteBlasterMV parallel port download cable, and the BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 3000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

The Jam STAPL programming and test language can be used to program MAX 3000A devices with in–circuit testers, PCs, or embedded processors.



For more information on using the Jam STAPL programming and test language, see *Application Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor)*, *Application Note 122 (Using Jam STAPL for ISP & ICR via an Embedded Processor)* and *AN 111 (Embedded Programming Using the 8051 and Jam Byte-Code)*.

The ISP circuitry in MAX 3000A devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 3000A device through the \mathtt{TDI} input pin. Data is shifted out through the \mathtt{TDO} output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- Bulk Erase. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 3000A Device

The time required to program a single MAX 3000A device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: t_{PROG} = Programming time t_{PPULSE} = Sum of the fixed times to erase, program, and

verify the EEPROM cells

Cycle_{PTCK} = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 3000A device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VER} = Verify time

 t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells

 $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

The instruction register length of MAX 3000A devices is 10 bits. The IDCODE and USERCODE register length is 32 bits. Tables 8 and 9 show the boundary–scan register length and device IDCODE information for MAX 3000A devices.

| Table 8. MAX 3000A Boundary–Scan Register Length | | | | | | | | |
|--|-----|--|--|--|--|--|--|--|
| Device Boundary-Scan Register Length | | | | | | | | |
| EPM3032A | 96 | | | | | | | |
| EPM3064A | 192 | | | | | | | |
| EPM3128A | 288 | | | | | | | |
| EPM3256A | 480 | | | | | | | |
| EPM3512A | 624 | | | | | | | |

| Table 9. 32–Bit MAX 3000A Device IDCODE ValueNote (1) | | | | | | | | | | | | |
|---|---------------------|-----------------------|--------------------------------------|------------------|--|--|--|--|--|--|--|--|
| Device | | IDCODE (32 bits) | | | | | | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) (2) | | | | | | | | |
| EPM3032A | 0001 | 0111 0000 0011 0010 | 00001101110 | 1 | | | | | | | | |
| EPM3064A | 0001 | 0111 0000 0110 0100 | 00001101110 | 1 | | | | | | | | |
| EPM3128A | 0001 | 0111 0001 0010 1000 | 00001101110 | 1 | | | | | | | | |
| EPM3256A | 0001 | 0111 0010 0101 0110 | 00001101110 | 1 | | | | | | | | |
| EPM3512A | 0001 | 0111 0101 0001 0010 | 00001101110 | 1 | | | | | | | | |

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See Application Note 39 (IEEE 1149.1 (JTAG) Boundary–Scan Testing in Altera Devices) for more information on JTAG BST.




Figure 7 shows the timing information for the JTAG signals.

Table 10 shows the JTAG timing parameters and values for MAX 3000A devices.

| Symbol | Parameter | Min | Max | Unit |
|-------------------|--|-----|-----|------|
| t _{JCP} | TCK clock period | 100 | | ns |
| t _{JCH} | TCK clock high time | 50 | | ns |
| t _{JCL} | TCK clock low time | 50 | | ns |
| t _{JPSU} | JTAG port setup time | 20 | | ns |
| t _{JPH} | JTAG port hold time | 45 | | ns |
| t _{JPCO} | JTAG port clock to output | | 25 | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t _{JSSU} | Capture register setup time | 20 | | ns |
| t _{JSH} | Capture register hold time | 45 | | ns |
| t _{JSCO} | Update register clock to output | | 25 | ns |
| t _{JSZX} | Update register high impedance to valid output | | 25 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns |

Programmable Speed/Power Control

MAX 3000A devices offer a power–saving mode that supports low-power operation across user–defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 3000A device for either high–speed or low–power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{EN} , t_{CPPW} and t_{SEXP} parameters.

Output Configuration

MAX 3000A device outputs can be programmed to meet a variety of system–level requirements.

MultiVolt I/O Interface

The MAX 3000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 3000A devices to connect to systems with differing supply voltages. MAX 3000A devices in all packages can be set for 2.5–V, 3.3–V, or 5.0–V I/O pin operation. These devices have one set of $V_{\rm CC}$ pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3–V or 2.5–V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5–V power supply, the output levels are compatible with 2.5–V systems. When the VCCIO pins are connected to a 3.3–V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0–V systems. Devices operating with $V_{\rm CCIO}$ levels lower than 3.0 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} . Inputs can always be driven by 2.5–V, 3.3–V, or 5.0–V signals.

Table 11 summarizes the MAX 3000A MultiVolt I/O support.

| Table 11. MAX 3000A MultiVolt I/O Support | | | | | | | | | |
|---|------------------------------------|----------|----------|----------|-----|----------|--|--|--|
| V _{CCIO} Voltage | Input Signal (V) Output Signal (V) | | | | | | | | |
| | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 | | | |
| 2.5 | ✓ | ✓ | ✓ | ✓ | | | | | |
| 3.3 | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | | | |

Note:

(1) When $V_{\rm CCIO}$ is 3.3 V, a MAX 3000A device can drive a 2.5–V device that has 3.3–V tolerant inputs.

Open-Drain Output Option

MAX 3000A devices provide an optional open–drain (equivalent to open–collector) output for each I/O pin. This open–drain output enables the device to provide system–level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired–OR plane.

Open-drain output pins on MAX 3000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high $V_{\rm IH}$. When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor

Slew-Rate Control

The output buffer for each MAX 3000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Design Security


All MAX 3000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

MAX 3000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 8. Test patterns can be used and then erased during early stages of the production flow.

Figure 8. MAX 3000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fastground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V devices or outputs.



Operating Conditions

Tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for MAX 3000A devices.

| Table 1 | Table 12. MAX 3000A Device Absolute Maximum Ratings Note (1) | | | | | | | | | | |
|------------------|--|------------------------------------|------|------|------|--|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | | |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V | | | | | | |
| V _I | DC input voltage | | -2.0 | 5.75 | V | | | | | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | | | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | | | | |
| T _A | Ambient temperature | Under bias | -65 | 135 | °C | | | | | | |
| TJ | Junction temperature | PQFP and TQFP packages, under bias | | 135 | °C | | | | | | |

3.3 V

150 I_{OL} 100 Typical I_O $V_{CCINT} = 3.3 V$ Output $V_{CCIO} = 3.3 V$ Current (mA) Temperature = 25 °C 50 I_{OH} VO Output Voltage (V) 2.5 V 150 I_{OL} 100 Typical IO $V_{CCINT} = 3.3 V$ Output $V_{CCIO} = 2.5 V$ Current (mA) Temperature = 25 °C 50 I_{OH} 0 2 VO Output Voltage (V)


Figure 9. Output Drive Characteristics of MAX 3000A Devices


Power Sequencing & Hot-Socketing

Because MAX 3000A devices can be used in a mixed–voltage environment, they have been designed specifically to tolerate any possible power–up sequence. The V_{CCIO} and V_{CCINT} power planes can be powered in any order.

Signals can be driven into MAX 3000A devices before and during power-up without damaging the device. In addition, MAX 3000A devices do not drive out during power-up. Once operating conditions are reached, MAX 3000A devices operate as specified by the user.

Figure 11. MAX 3000A Switching Waveforms





 $-t_{OD}$

 $\leftarrow t_{OD} \rightarrow$

26 Altera Corporation

Register Output to Pin

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|---|------------|-----|-----|-------|-------|-----|------|------|
| | | | _ | 4 | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{SEXP} | Shared expander delay | | | 1.9 | | 3.1 | | 4.0 | ns |
| t_{PEXP} | Parallel expander delay | | | 0.5 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 1.5 | | 2.5 | | 3.3 | ns |
| t_{LAC} | Logic control array delay | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.8 | | 1.3 | | 1.8 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF | | 1.3 | | 1.8 | | 2.3 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.8 | | 6.3 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 1.3 | | 2.0 | | 2.8 | | ns |
| t _H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t _{RD} | Register delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 1.0 | | 1.3 | ns |
| t _{IC} | Array clock delay | | | 1.2 | | 2.0 | | 2.5 | ns |
| t_{EN} | Register enable time | | | 0.6 | | 1.0 | | 1.2 | ns |
| t_{GLOB} | Global control delay | | | 0.8 | | 1.3 | | 1.9 | ns |
| t _{PRE} | Register preset time | | | 1.2 | | 1.9 | | 2.6 | ns |
| t _{CLR} | Register clear time | | | 1.2 | | 1.9 | | 2.6 | ns |
| t_{PIA} | PIA delay | (2) | | 0.9 | | 1.5 | | 2.1 | ns |

| Table 20 | Table 20. EPM3128A External Timing Parameters Note (1) | | | | | | | | | | |
|-------------------|--|------------|-------|-------------------------|-------|-------|------|--|------|--|--|
| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit | | |
| | | | -! | _5710 | | | | | | | |
| | | | Min | Min Max Min Max Min Max | | | | | | | |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 192.3 | | 129.9 | | 98.0 | | MHz | | |

| Table 2 | 1. EPM3128A Internal Timing | Parameters (F | Part 1 of | 2) N | ote (1) | | | | |
|-------------------|---|---------------|-----------|-------------|---------|-----|-----|------|------|
| Symbol | Parameter | Conditions | | Speed Grade | | | | | Unit |
| | | | _ | 5 | _ | -7 | _ | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.0 | | 1.4 | ns |
| t_{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.0 | | 1.4 | ns |
| t _{SEXP} | Shared expander delay | | | 2.0 | | 2.9 | | 3.8 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.7 | | 0.9 | ns |
| t_{LAD} | Logic array delay | | | 1.6 | | 2.4 | | 3.1 | ns |
| t _{LAC} | Logic control array delay | | | 0.7 | | 1.0 | | 1.3 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 0.8 | | 1.2 | | 1.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF | | 1.3 | | 1.7 | | 2.1 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.8 | | 6.2 | | 6.6 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t_{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF | | 4.5 | | 4.5 | | 5.5 | ns |
| t_{ZX3} | Output buffer enable delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |

| Table 21. EPM3128A Internal Timing Parameters (Part 2 of 2) Note (1) | | | | | | | | | |
|--|----------------------|------------|-----------------------|-----|-------|-------|------|-----|----|
| Symbol | Parameter | Conditions | | | Speed | Grade | Unit | | |
| | | | - 5 - 7 | | -7 | -10 | | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{SU} | Register setup time | | 1.4 | | 2.1 | | 2.9 | | ns |
| t _H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t _{RD} | Register delay | | | 0.8 | | 1.2 | | 1.6 | ns |
| t _{COMB} | Combinatorial delay | | | 0.5 | | 0.9 | | 1.3 | ns |
| t _{IC} | Array clock delay | | | 1.2 | | 1.7 | | 2.2 | ns |
| t _{EN} | Register enable time | | | 0.7 | | 1.0 | | 1.3 | ns |
| t _{GLOB} | Global control delay | | | 1.1 | | 1.6 | | 2.0 | ns |
| t _{PRE} | Register preset time | | | 1.4 | | 2.0 | | 2.7 | ns |
| t _{CLR} | Register clear time | | | 1.4 | | 2.0 | | 2.7 | ns |
| t _{PIA} | PIA delay | (2) | | 1.4 | | 2.0 | | 2.6 | ns |
| t_{LPA} | Low-power adder | (5) | | 4.0 | | 4.0 | | 5.0 | ns |

| Table 22. | EPM3256A External Timing | Parameters / | Vote (1) | | | | |
|-------------------|--|----------------|----------|-------|-------|-----|------|
| Symbol | Parameter | Conditions | | Speed | Grade | | Unit |
| | | | _ | -7 | -10 | | |
| | | | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 7.5 | | 10 | ns |
| t _{PD2} | I/O input to non–registered output | C1 = 35 pF (2) | | 7.5 | | 10 | ns |
| t _{SU} | Global clock setup time | (2) | 5.2 | | 6.9 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 4.8 | 1.0 | 6.4 | ns |
| t _{CH} | Global clock high time | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 2.7 | | 3.6 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.3 | | 0.5 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 7.3 | 1.0 | 9.7 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 4.0 | | ns |

| Symbol | Parameter | Conditions | | Speed (| Grade | | Unit |
|-------------------|---|------------|-------|---------|-------|------|------|
| | | | _ | 7 | | | |
| | | | Min | Max | Min | Max | |
| t _{CNT} | Minimum global clock period | (2) | | 7.9 | | 10.5 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 126.6 | | 95.2 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 7.9 | | 10.5 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 126.6 | | 95.2 | | MHz |

| Table 23. EPM3256A Internal Timing Parameters (Part 1 of 2) Note (1) | | | | | | | |
|--|---|------------|-------------|-----|-----|-----|------|
| Symbol | Parameter | Conditions | Speed Grade | | | | Unit |
| | | | -7 | | _ | 10 | |
| | | | Min | Max | Min | Max | |
| t_{IN} | Input pad and buffer delay | | | 0.9 | | 1.2 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.9 | | 1.2 | ns |
| t _{SEXP} | Shared expander delay | | | 2.8 | | 3.7 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 0.6 | ns |
| t_{LAD} | Logic array delay | | | 2.2 | | 2.8 | ns |
| t _{LAC} | Logic control array delay | | | 1.0 | | 1.3 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 1.2 | | 1.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF | | 1.7 | | 2.1 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 6.2 | | 6.6 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF | | 4.5 | | 5.5 | ns |

| Table 23. EPM3256A Internal Timing Parameters (Part 2 of 2) Note (1) | | | | | | | |
|--|--|------------|-------------|-----|-----|------|------|
| Symbol | Parameter | Conditions | Speed Grade | | | | Unit |
| | | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 2.1 | | 2.9 | | ns |
| t _H | Register hold time | | 0.9 | | 1.2 | | ns |
| t_{RD} | Register delay | | | 1.2 | | 1.6 | ns |
| t _{COMB} | Combinatorial delay | | | 0.8 | | 1.2 | ns |
| t _{IC} | Array clock delay | | | 1.6 | | 2.1 | ns |
| t _{EN} | Register enable time | | | 1.0 | | 1.3 | ns |
| t_{GLOB} | Global control delay | | | 1.5 | | 2.0 | ns |
| t _{PRE} | Register preset time | | | 2.3 | | 3.0 | ns |
| t _{CLR} | Register clear time | | | 2.3 | | 3.0 | ns |
| t_{PIA} | PIA delay | (2) | | 2.4 | | 3.2 | ns |
| t_{LPA} | Low-power adder | (5) | | 4.0 | | 5.0 | ns |

| Table 24. EPM3512A External Timing Parameters Note (1) | | | | | | | |
|--|---------------------------------------|----------------|-------------|-----|-----|------|------|
| Symbol | Parameter | Conditions | Speed Grade | | | | Unit |
| | | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 7.5 | | 10.0 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF (2) | | 7.5 | | 10.0 | ns |
| t _{SU} | Global clock setup time | (2) | 5.6 | | 7.6 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 3.0 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 4.7 | 1.0 | 6.3 | ns |
| t _{CH} | Global clock high time | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 2.5 | | 3.5 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | ns |

$$P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note 74 (Evaluating Power for Altera Devices).*

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

 $I_{CCINT} =$

$$(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$$

The parameters in the I_{CCINT} equation are:

 MC_{TON} = Number of macrocells with the Turbo BitTM option turned on, as reported in the Quartus II or MAX+PLUS II Report File (.rpt)

 MC_{DEV} = Number of macrocells in the device

MC_{USED} = Total number of macrocells in the design, as reported in

the RPT File

f_{MAX} = Highest clock frequency to the device

 tog_{LC} = Average percentage of logic cells toggling at each clock

(typically 12.5%)

A, B, C = Constants (shown in Table 26)

| Table 26. MAX 3000A I _{CC} Equation Constants | | | | | |
|--|------|------|-------|--|--|
| Device | Α | В | С | | |
| EPM3032A | 0.71 | 0.30 | 0.014 | | |
| EPM3064A | 0.71 | 0.30 | 0.014 | | |
| EPM3128A | 0.71 | 0.30 | 0.014 | | |
| EPM3256A | 0.71 | 0.30 | 0.014 | | |
| EPM3512A | 0.71 | 0.30 | 0.014 | | |

The I_{CCINT} calculation provides an I_{CC} estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

Figures 12 and 13 show the typical supply current versus frequency for MAX 3000A devices.

Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 14 through 18 show the package pin-out diagrams for MAX 3000A devices.

Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.

