

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1206 |
| Number of Logic Elements/Cells | 12060 |
| Total RAM Bits | 239616 |
| Number of I/O | 185 |
| Number of Gates | - |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/ep1c12f256c7 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

to the appropriate plane on the board. The Quartus II software reserves I/O pins as power pins as necessary for layout with the larger densities in the same package having more power pins.

| Table 1–3. Cyclone QFP and FineLine BGA Package Sizes | | | | | | | |
|--|-------|-------|-----------|-------|-------|-------|--|
| Dimension 100-Pin TQFP 144-Pin PQFP 240-Pin FineLine BGA BGA BGA | | | | | | | |
| Pitch (mm) | 0.5 | 0.5 | 0.5 | 1.0 | 1.0 | 1.0 | |
| Area (mm²) | 256 | 484 | 1,024 | 289 | 361 | 441 | |
| $\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$ | 16×16 | 22×22 | 34.6×34.6 | 17×17 | 19×19 | 21×21 | |

Document Revision History

Table 1–4 shows the revision history for this document.

| Table 1–4. Document Revision History | | | | |
|--------------------------------------|---|--------------------|--|--|
| Date and Document Version | Changes Made | Summary of Changes | | |
| May 2008 v1.5 | Minor textual and style changes. | _ | | |
| January 2007 v1.4 | Added document revision history. | _ | | |
| August 2005 v1.3 | Minor updates. | _ | | |
| October 2003 v1.2 | Added 64-bit PCI support information. | _ | | |
| September 2003 v1.1 | Updated LVDS data rates to 640 Mbps from 311 Mbps. Updated RSDS feature information. | _ | | |
| May 2003 v1.0 | Added document to Cyclone Device Handbook. | _ | | |

Logic Array Blocks

Each LAB consists of 10 LEs, LE carry chains, LAB control signals, a local interconnect, look-up table (LUT) chain, and register chain connection lines. The local interconnect transfers signals between LEs in the same LAB. LUT chain connections transfer the output of one LE's LUT to the adjacent LE for fast sequential LUT connections within the same LAB. Register chain connections transfer the output of one LE's register to the adjacent LE's register within a LAB. The Quartus® II Compiler places associated logic within a LAB or adjacent LABs, allowing the use of local, LUT chain, and register chain connections for performance and area efficiency. Figure 2–2 details the Cyclone LAB.

Row Interconnect Column Interconnect Direct link interconnect from Direct link adjacent block interconnect from adjacent block Direct link Direct link interconnect to interconnect to adjacent block adjacent block LÄB Local Interconnect

Figure 2-2. Cyclone LAB Structure

LAB Interconnects

The LAB local interconnect can drive LEs within the same LAB. The LAB local interconnect is driven by column and row interconnects and LE outputs within the same LAB. Neighboring LABs, PLLs, and M4K RAM blocks from the left and right can also drive a LAB's local interconnect through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher

functions. Another special packing mode allows the register output to feed back into the LUT of the same LE so that the register is packed with its own fan-out LUT. This provides another mechanism for improved fitting. The LE can also drive out registered and unregistered versions of the LUT output.

LUT Chain and Register Chain

In addition to the three general routing outputs, the LEs within a LAB have LUT chain and register chain outputs. LUT chain connections allow LUTs within the same LAB to cascade together for wide input functions. Register chain outputs allow registers within the same LAB to cascade together. The register chain output allows a LAB to use LUTs for a single combinatorial function and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources. "MultiTrack Interconnect" on page 2–12 for more information on LUT chain and register chain connections.

addnsub Signal

The LE's dynamic adder/subtractor feature saves logic resources by using one set of LEs to implement both an adder and a subtractor. This feature is controlled by the LAB-wide control signal addnsub. The addnsub signal sets the LAB to perform either A + B or A -B. The LUT computes addition; subtraction is computed by adding the two's complement of the intended subtractor. The LAB-wide signal converts to two's complement by inverting the B bits within the LAB and setting carry-in = 1 to add one to the least significant bit (LSB). The LSB of an adder/subtractor must be placed in the first LE of the LAB, where the LAB-wide addnsub signal automatically sets the carry-in to 1. The Quartus II Compiler automatically places and uses the adder/subtractor feature when using adder/subtractor parameterized functions.

LE Operating Modes

The Cyclone LE can operate in one of the following modes:

- Normal mode
- Dynamic arithmetic mode

Each mode uses LE resources differently. In each mode, eight available inputs to the LE—the four data inputs from the LAB local interconnect, carry-in0 and carry-in1 from the previous LE, the LAB carry-in from the previous carry-chain LAB, and the register chain connection—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, asynchronous

The Quartus II Compiler automatically creates carry chain logic during design processing, or you can create it manually during design entry. Parameterized functions such as LPM functions automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 10 LEs by linking LABs together automatically. For enhanced fitting, a long carry chain runs vertically allowing fast horizontal connections to M4K memory blocks. A carry chain can continue as far as a full column.

Clear and Preset Logic Control

LAB-wide signals control the logic for the register's clear and preset signals. The LE directly supports an asynchronous clear and preset function. The register preset is achieved through the asynchronous load of a logic high. The direct asynchronous preset does not require a NOT-gate push-back technique. Cyclone devices support simultaneous preset/ asynchronous load and clear signals. An asynchronous clear signal takes precedence if both signals are asserted simultaneously. Each LAB supports up to two clears and one preset signal.

In addition to the clear and preset ports, Cyclone devices provide a chip-wide reset pin (DEV_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals.

MultiTrack Interconnect

In the Cyclone architecture, connections between LEs, M4K memory blocks, and device I/O pins are provided by the MultiTrack interconnect structure with DirectDriveTM technology. The MultiTrack interconnect consists of continuous, performance-optimized routing lines of different speeds used for inter- and intra-design block connectivity. The Quartus II Compiler automatically places critical design paths on faster interconnects to improve design performance.

DirectDrive technology is a deterministic routing technology that ensures identical routing resource usage for any function regardless of placement within the device. The MultiTrack interconnect and DirectDrive technology simplify the integration stage of block-based designing by eliminating the re-optimization cycles that typically follow design changes and additions.

The MultiTrack interconnect consists of row and column interconnects that span fixed distances. A routing structure with fixed length resources for all devices allows predictable and repeatable performance when




Figure 2–11. C4 Interconnect Connections Note (1)

Note to Figure 2–11:

(1) Each C4 interconnect can drive either up or down four rows.

register outputs (number of taps $n \times$ width w) must be less than the maximum data width of the M4K RAM block (×36). To create larger shift registers, multiple memory blocks are cascaded together.

Data is written into each address location at the falling edge of the clock and read from the address at the rising edge of the clock. The shift register mode logic automatically controls the positive and negative edge clocking to shift the data in one clock cycle. Figure 2–14 shows the M4K memory block in the shift register mode.




Figure 2-14. Shift Register Memory Configuration

Memory Configuration Sizes

The memory address depths and output widths can be configured as $4,096 \times 1, 2,048 \times 2, 1,024 \times 4,512 \times 8$ (or 512×9 bits), 256×16 (or 256×18 bits), and 128×32 (or 128×36 bits). The 128×32 - or 36-bit configuration




Figure 2–19. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

Notes to Figure 2-19:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.




Figure 2-28. Row I/O Block Connection to the Interconnect

Notes to Figure 2–28:

- (1) The 21 data and control signals consist of three data out lines, io_dataout[2..0], three output enables, io_coe[2..0], three input clock enables, io_cce_in[2..0], three output clock enables, io_cce_out[2..0], three clocks, io_cclk[2..0], three asynchronous clear signals, io_caclr[2..0], and three synchronous clear signals, io_csclr[2..0].
- (2) Each of the three IOEs in the row I/O block can have one io_datain input (combinatorial or registered) and one comb_io_datain (combinatorial) input.

The pin's datain signals can drive the logic array. The logic array drives the control and data signals, providing a flexible routing resource. The row or column IOE clocks, io_clk[5..0], provide a dedicated routing resource for low-skew, high-speed clocks. The global clock network generates the IOE clocks that feed the row or column I/O regions (see "Global Clock Network and Phase-Locked Loops" on page 2–29). Figure 2–30 illustrates the signal paths through the I/O block.




Figure 2-30. Signal Path through the I/O Block

Each IOE contains its own control signal selection for the following control signals: oe, ce_in, ce_out, aclr/preset, sclr/preset, clk_in, and clk_out. Figure 2–31 illustrates the control signal selection.




Figure 2-31. Control Signal Selection per IOE

In normal bidirectional operation, you can use the input register for input data requiring fast setup times. The input register can have its own clock input and clock enable separate from the OE and output registers. The output register can be used for data requiring fast clock-to-output performance. The OE register is available for fast clock-to-output enable timing. The OE and output register share the same clock source and the same clock enable source from the local interconnect in the associated LAB, dedicated I/O clocks, or the column and row interconnects. Figure 2–32 shows the IOE in bidirectional configuration.




Figure 2-32. Cyclone IOE in Bidirectional I/O Configuration


The Cyclone device IOE includes programmable delays to ensure zero hold times, minimize setup times, or increase clock to output times.


A path in which a pin directly drives a register may require a programmable delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays decrease input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays

output pins (nSTATUS and CONF_DONE) and all the JTAG pins in I/O bank 3 must operate at 2.5 V because the V_{CCIO} level of SSTL-2 is 2.5 V. I/O banks 1, 2, 3, and 4 support DQS signals with DQ bus modes of \times 8.

For ×8 mode, there are up to eight groups of programmable DQS and DQ pins, I/O banks 1, 2, 3, and 4 each have two groups in the 324-pin and 400-pin FineLine BGA packages. Each group consists of one DQS pin, a set of eight DQ pins, and one DM pin (see Figure 2–33). Each DQS pin drives the set of eight DQ pins within that group.

Figure 2–33. Cyclone Device DQ and DQS Groups in ×8 Mode Note (1)





Note to Figure 2-33:

(1) Each DQ group consists of one DQS pin, eight DQ pins, and one DM pin.

Table 2–10 shows the number of DQ pin groups per device.

| Table 2–10. DQ Pin Groups (Part 1 of 2) | | | | | |
|---|----------------------|---|----|--|--|
| Device Package Number of × 8 DQ Total DQ Pin Pin Groups Count | | | | | |
| EP1C3 | 100-pin TQFP (1) | 3 | 24 | | |
| | 144-pin TQFP | 4 | 32 | | |
| EP1C4 | 324-pin FineLine BGA | 8 | 64 | | |
| | 400-pin FineLine BGA | 8 | 64 | | |

of the standard. Using minimum settings provides signal slew rate control to reduce system noise and signal overshoot. Table 2–11 shows the possible settings for the I/O standards with drive strength control.

| Table 2–11. Programmable Drive Strength Note (1) | | | |
|--|--|--|--|
| I/O Standard | I _{OH} /I _{OL} Current Strength Setting (mA) | | |
| LVTTL (3.3 V) | 4 | | |
| | 8 | | |
| | 12 | | |
| | 16 | | |
| | 24(2) | | |
| LVCMOS (3.3 V) | 2 | | |
| | 4 | | |
| | 8 | | |
| | 12(2) | | |
| LVTTL (2.5 V) | 2 | | |
| | 8 | | |
| | 12 | | |
| | 16(2) | | |
| LVTTL (1.8 V) | 2 | | |
| | 8 | | |
| | 12(2) | | |
| LVCMOS (1.5 V) | 2 | | |
| | 4 | | |
| | 8(2) | | |

Notes to Table 2–11:

Open-Drain Output

Cyclone devices provide an optional open-drain (equivalent to an open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write-enable signals) that can be asserted by any of several devices.

SSTL-3 class I and II, SSTL-2 class I and II, and 3.3-V PCI I/O Standards do not support programmable drive strength.

⁽²⁾ This is the default current strength setting in the Quartus II software.

The Cyclone device instruction register length is 10 bits and the USERCODE register length is 32 bits. Tables 3–2 and 3–3 show the boundary-scan register length and device IDCODE information for Cyclone devices.

| Table 3–2. Cyclone Boundary-Scan Register Length | | | | |
|--|-----|--|--|--|
| Device Boundary-Scan Register Leng | | | | |
| EP1C3 | 339 | | | |
| EP1C4 | 930 | | | |
| EP1C6 | 582 | | | |
| EP1C12 | 774 | | | |
| EP1C20 | 930 | | | |

| Table 3–3. 32-Bit Cyclone Device IDCODE | | | | | | |
|---|----------------------|-----------------------|------------------------------------|-----------------|--|--|
| | IDCODE (32 bits) (1) | | | | | |
| Device | Version (4 Bits) | Part Number (16 Bits) | Manufacturer Identity (11 Bits) | LSB (1 Bit) (2) | | |
| EP1C3 | 0000 | 0010 0000 1000 0001 | 000 0110 1110 | 1 | | |
| EP1C4 | 0000 | 0010 0000 1000 0101 | 000 0110 1110 | 1 | | |
| EP1C6 | 0000 | 0010 0000 1000 0010 | 000 0110 1110 | 1 | | |
| EP1C12 | 0000 | 0010 0000 1000 0011 | 000 0110 1110 | 1 | | |
| EP1C20 | 0000 | 0010 0000 1000 0100 | 000 0110 1110 | 1 | | |

Notes to Table 3-3:

- (1) The most significant bit (MSB) is on the left.
- (2) The IDCODE's least significant bit (LSB) is always 1.



4. DC and Switching Characteristics

C51004-1.7

Operating Conditions

Cyclone® devices are offered in both commercial, industrial, and extended temperature grades. However, industrial-grade and extended-temperature-grade devices may have limited speed-grade availability.

Tables 4–1 through 4–16 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and capacitance for Cyclone devices.

| Table 4-1 | Table 4–1. Cyclone Device Absolute Maximum Ratings Notes (1), (2) | | | | | | | |
|--------------------|---|----------------------------|---------|---------|------|--|--|--|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit | | | |
| V _{CCINT} | Supply voltage | With respect to ground (3) | -0.5 | 2.4 | V | | | |
| V _{CCIO} | | | -0.5 | 4.6 | V | | | |
| V _{CCA} | Supply voltage | With respect to ground (3) | -0.5 | 2.4 | V | | | |
| Vı | DC input voltage | | -0.5 | 4.6 | V | | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | |
| T _{AMB} | Ambient temperature | Under bias | -65 | 135 | °C | | | |
| T _J | Junction temperature | BGA packages under bias | _ | 135 | °C | | | |

| Table 4–2. Cyclone Device Recommended Operating Conditions (Part 1 of 2) | | | | | | |
|--|---|------------|---------|---------|------|--|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit | |
| V _{CCINT} | Supply voltage for internal logic and input buffers | (4) | 1.425 | 1.575 | V | |
| V _{CCIO} | Supply voltage for output buffers, 3.3-V operation | (4) | 3.00 | 3.60 | V | |
| | Supply voltage for output buffers, 2.5-V operation | (4) | 2.375 | 2.625 | V | |
| | Supply voltage for output buffers, 1.8-V operation | (4) | 1.71 | 1.89 | V | |
| | Supply voltage for output buffers, 1.5-V operation | (4) | 1.4 | 1.6 | V | |
| V _I | Input voltage | (3), (5) | -0.5 | 4.1 | V | |

| Table 4–5. LVCMOS Specifications | | | | | | | |
|----------------------------------|---------------------------|--|-------------------------|---------|------|--|--|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit | | |
| V _{CCIO} | Output supply voltage | _ | 3.0 | 3.6 | V | | |
| V _{IH} | High-level input voltage | _ | 1.7 | 4.1 | V | | |
| V_{IL} | Low-level input voltage | _ | -0.5 | 0.7 | V | | |
| V _{OH} | High-level output voltage | $V_{CCIO} = 3.0,$ $I_{OH} = -0.1 \text{ mA}$ | V _{CCIO} - 0.2 | _ | V | | |
| V _{OL} | Low-level output voltage | $V_{CCIO} = 3.0,$ $I_{OL} = 0.1 \text{ mA}$ | _ | 0.2 | V | | |

| Table 4–6. 2.5-V I/O Specifications | | | | | | |
|-------------------------------------|---------------------------|--|---------|---------|------|--|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit | |
| V _{CCIO} | Output supply voltage | _ | 2.375 | 2.625 | V | |
| V _{IH} | High-level input voltage | _ | 1.7 | 4.1 | V | |
| V _{IL} | Low-level input voltage | _ | -0.5 | 0.7 | V | |
| V _{OH} | High-level output voltage | I _{OH} = -0.1 mA | 2.1 | _ | V | |
| | | $I_{OH} = -1 \text{ mA}$ | 2.0 | _ | V | |
| | | $I_{OH} = -2 \text{ to } -16 \text{ mA } (11)$ | 1.7 | _ | V | |
| V _{OL} | Low-level output voltage | I _{OL} = 0.1 mA | _ | 0.2 | V | |
| | | I _{OH} = 1 mA | _ | 0.4 | V | |
| | | I _{OH} = 2 to 16 mA (11) | | 0.7 | V | |

| Table 4-7. | Table 4–7. 1.8-V I/O Specifications | | | | | | | |
|-------------------|-------------------------------------|---|-----------------------------|-----------------------------|------|--|--|--|
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit | | | |
| V _{CCIO} | Output supply voltage | _ | 1.65 | 1.95 | V | | | |
| V _{IH} | High-level input voltage | _ | 0.65 × V _{CCIO} | 2.25 (12) | V | | | |
| V _{IL} | Low-level input voltage | _ | -0.3 | 0.35 × V _{CCIO} | V | | | |
| V _{OH} | High-level output voltage | $I_{OH} = -2 \text{ to } -8 \text{ mA } (11)$ | V _{CCIO} - 0.45 | _ | V | | | |
| V _{OL} | Low-level output voltage | I _{OL} = 2 to 8 mA (11) | _ | 0.45 | V | | | |

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–25 through 4–28 show the internal timing microparameters for LEs, IOEs, TriMatrix memory structures, DSP blocks, and MultiTrack interconnects.

| Table 4–25. LE Internal Timing Microparameters | | | | | | | |
|--|-------|-----|-------|-----|-------|-----|------|
| Symbol | -6 | | -7 | | -8 | | 1114 |
| | Min | Max | Min | Max | Min | Max | Unit |
| t _{SU} | 29 | _ | 33 | _ | 37 | _ | ps |
| t _H | 12 | _ | 13 | _ | 15 | _ | ps |
| t _{CO} | _ | 173 | _ | 198 | _ | 224 | ps |
| t _{LUT} | _ | 454 | _ | 522 | _ | 590 | ps |
| t _{CLR} | 129 | _ | 148 | _ | 167 | _ | ps |
| t _{PRE} | 129 | _ | 148 | _ | 167 | _ | ps |
| t _{CLKHL} | 1,234 | _ | 1,562 | _ | 1,818 | | ps |

| Table 4–26. IOE Internal Timing Microparameters | | | | | | | |
|---|-------|-------|-------|-------|-------|-------|------|
| Symbol | -6 | | -7 | | -8 | | 11:4 |
| | Min | Max | Min | Max | Min | Max | Unit |
| t _{SU} | 348 | _ | 400 | _ | 452 | _ | ps |
| t _H | 0 | _ | 0 | _ | 0 | _ | ps |
| t _{CO} | _ | 511 | _ | 587 | _ | 664 | ps |
| t _{PIN2COMBOUT_R} | _ | 1,130 | _ | 1,299 | _ | 1,469 | ps |
| t _{PIN2COMBOUT_C} | _ | 1,135 | _ | 1,305 | _ | 1,475 | ps |
| t _{COMBIN2PIN_R} | _ | 2,627 | _ | 3,021 | _ | 3,415 | ps |
| t _{COMBIN2PIN_C} | _ | 2,615 | _ | 3,007 | _ | 3,399 | ps |
| t _{CLR} | 280 | _ | 322 | _ | 364 | _ | ps |
| t _{PRE} | 280 | _ | 322 | _ | 364 | _ | ps |
| t _{CLKHL} | 1,234 | _ | 1,562 | _ | 1,818 | _ | ps |

| Table 4–52. Cyclone PLL Specifications (Part 2 of 2) | | | | | | |
|--|--|--------|----------|---------|--|--|
| Symbol | Symbol Parameter | | Max | Unit | | |
| f _{OUT} (to global clock) | PLL output frequency (-6 speed grade) | 15.625 | 405 | MHz | | |
| | PLL output frequency (-7 speed grade) | 15.625 | 320 | MHz | | |
| | PLL output frequency (-8 speed grade) | 15.625 | 275 | MHz | | |
| t _{OUT} DUTY | Duty cycle for external clock output (when set to 50%) | 45.00 | 55 | % | | |
| t _{JITTER} (1) | Period jitter for external clock output | _ | ±300 (2) | ps | | |
| t _{LOCK} (3) | Time required to lock from end of device configuration | 10.00 | 100 | μs | | |
| f _{vco} | PLL internal VCO operating range | 500.00 | 1,000 | MHz | | |
| - | Minimum areset time | 10 | _ | ns | | |
| N, G0, G1, E | Counter values | 1 | 32 | integer | | |

Notes to Table 4-52:

- (1) The t_{JITTER} specification for the PLL[2..1]_OUT pins are dependent on the I/O pins in its V_{CCIO} bank, how many of them are switching outputs, how much they toggle, and whether or not they use programmable current strength or slow slew rate.
- (2) $f_{OUT} \ge 100$ MHz. When the PLL external clock output frequency (f_{OUT}) is smaller than 100 MHz, the jitter specification is 60 mUI.
- (3) $f_{IN/N}$ must be greater than 200 MHz to ensure correct lock detect circuit operation below -20 C. Otherwise, the PLL operates with the specified parameters under the specified conditions.

Referenced Document

This chapter references the following documents:

- Cyclone Architecture chapter in the Cyclone Device Handbook
- Operating Requirements for Altera Devices Data Sheet

Document Revision History

Table 4–53 shows the revision history for this chapter.

| Table 4–53. Document Revision History | | | | | |
|---------------------------------------|--|--------------------|--|--|--|
| Date and Document Version | Changes Made | Summary of Changes | | | |
| May 2008 v1.7 | Minor textual and style changes. Added "Referenced Document" section. | _ | | | |
| January 2007 v1.6 | Added document revision history. Added new row for V_{CCA} details in Table 4–1. Updated R_{CONF} information in Table 4–3. Added new Note (12) on voltage overdrive information to Table 4–7 and Table 4–8. Updated Note (9) on R_{CONF} information to Table 4–3. Updated information in "External I/O Delay Parameters" section. Updated speed grade information in Table 4–46 and Table 4–47. Updated LVDS information in Table 4–51. | - | | | |
| August 2005 v1.5 | Minor updates. | _ | | | |
| February 2005 v1.4 | Updated information on Undershoot voltage. Updated Table 4-2. Updated Table 4-3. Updated the undershoot voltage from 0.5 V to 2.0 V in Note 3 of Table 4-16. Updated Table 4-17. | _ | | | |
| January 2004 v.1.3 | Added extended-temperature grade device information. Updated Table 4-2. Updated I_{CC0} information in Table 4-3. | _ | | | |
| October 2003 v.1.2 | Added clock tree information in Table 4-19. Finalized timing information for EP1C3 and EP1C12 devices. Updated timing information in Tables 4-25 through 4-26 and Tables 4-30 through 4-51. Updated PLL specifications in Table 4-52. | _ | | | |



5. Reference and Ordering Information

C51005-1.4

Software

Cyclone® devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap® II logic analysis, and device configuration.



For more information about the Quartus II software features, refer to the *Quartus II Handbook*.

The Quartus II software supports the Windows 2000/NT/98, Sun Solaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink® interface.

Device Pin-Outs

Device pin-outs for Cyclone devices are available on the Altera website (www.altera.com) and in the *Cyclone Device Handbook*.

Ordering Information

Figure 5–1 describes the ordering codes for Cyclone devices. For more information about a specific package, refer to the *Package Information for Cyclone Devices* chapter in the *Cyclone Device Handbook*.