



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1206
Number of Logic Elements/Cells	12060
Total RAM Bits	239616
Number of I/O	173
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1c12q240c6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

to the appropriate plane on the board. The Quartus II software reserves I/O pins as power pins as necessary for layout with the larger densities in the same package having more power pins.

Table 1–3. Cyclone QFP and FineLine BGA Package Sizes									
Dimension	100-Pin TQFP	144-Pin TQFP	240-Pin PQFP	256-Pin FineLine BGA	324-Pin FineLine BGA	400-Pin FineLine BGA			
Pitch (mm)	0.5	0.5	0.5	1.0	1.0	1.0			
Area (mm²)	256	484	1,024	289	361	441			
$\begin{array}{c} \text{Length} \times \text{width} \\ \text{(mm} \times \text{mm)} \end{array}$	16×16	22×22	34.6×34.6	17×17	19×19	21×21			

Document Revision History

Table 1–4 shows the revision history for this document.

Table 1-4. Docu	Table 1–4. Document Revision History							
Date and Document Version	Changes Made	Summary of Changes						
May 2008 v1.5	Minor textual and style changes.	_						
January 2007 v1.4	Added document revision history.	_						
August 2005 v1.3	Minor updates.	_						
October 2003 v1.2	Added 64-bit PCI support information.	_						
September 2003 v1.1	 Updated LVDS data rates to 640 Mbps from 311 Mbps. Updated RSDS feature information. 	_						
May 2003 v1.0	Added document to Cyclone Device Handbook.	_						

With the LAB-wide addnsub control signal, a single LE can implement a one-bit adder and subtractor. This saves LE resources and improves performance for logic functions such as DSP correlators and signed multipliers that alternate between addition and subtraction depending on data.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrackTM interconnect's inherent low skew allows clock and control signal distribution in addition to data. Figure 2–4 shows the LAB control signal generation circuit.





Figure 2-4. LAB-Wide Control Signals

Logic Elements

The smallest unit of logic in the Cyclone architecture, the LE, is compact and provides advanced features with efficient logic utilization. Each LE contains a four-input LUT, which is a function generator that can implement any function of four variables. In addition, each LE contains a programmable register and carry chain with carry select capability. A single LE also supports dynamic single bit addition or subtraction mode selectable by a LAB-wide control signal. Each LE drives all types of interconnects: local, row, column, LUT chain, register chain, and direct link interconnects. See Figure 2–5.





Notes to Figure 2-9:

- C4 interconnects can drive R4 interconnects.
- (2) This pattern is repeated for every LAB in the LAB row.

The column interconnect operates similarly to the row interconnect. Each column of LABs is served by a dedicated column interconnect, which vertically routes signals to and from LABs, M4K memory blocks, and row and column IOEs. These column resources include:

- LUT chain interconnects within a LAB
- Register chain interconnects within a LAB
- C4 interconnects traversing a distance of four blocks in an up and down direction

Cyclone devices include an enhanced interconnect structure within LABs for routing LE output to LE input connections faster using LUT chain connections and register chain connections. The LUT chain connection allows the combinatorial output of an LE to directly drive the fast input of the LE right below it, bypassing the local interconnect. These resources can be used as a high-speed connection for wide fan-in functions from LE 1 to LE 10 in the same LAB. The register chain connection allows the register output of one LE to connect directly to the register input of the next LE in the LAB for fast shift registers. The Quartus II Compiler automatically takes advantage of these resources to improve utilization and performance. Figure 2–10 shows the LUT chain and register chain interconnects.




Figure 2–10. LUT Chain and Register Chain Interconnects

The C4 interconnects span four LABs or M4K blocks up or down from a source LAB. Every LAB has its own set of C4 interconnects to drive either up or down. Figure 2–11 shows the C4 interconnect connections from a LAB in a column. The C4 interconnects can drive and be driven by all types of architecture blocks, including PLLs, M4K memory blocks, and column and row IOEs. For LAB interconnection, a primary LAB or its LAB neighbor can drive a given C4 interconnect. C4 interconnects can drive each other to extend their range as well as drive row interconnects for column-to-column connections.

register outputs (number of taps $n \times$ width w) must be less than the maximum data width of the M4K RAM block (×36). To create larger shift registers, multiple memory blocks are cascaded together.

Data is written into each address location at the falling edge of the clock and read from the address at the rising edge of the clock. The shift register mode logic automatically controls the positive and negative edge clocking to shift the data in one clock cycle. Figure 2–14 shows the M4K memory block in the shift register mode.




Figure 2-14. Shift Register Memory Configuration

Memory Configuration Sizes

The memory address depths and output widths can be configured as $4,096 \times 1, 2,048 \times 2, 1,024 \times 4,512 \times 8$ (or 512×9 bits), 256×16 (or 256×18 bits), and 128×32 (or 128×36 bits). The 128×32 - or 36-bit configuration

is not available in the true dual-port mode. Mixed-width configurations are also possible, allowing different read and write widths. Tables 2–3 and 2–4 summarize the possible M4K RAM block configurations.

Table 2–3. M4K RAM Block Configurations (Simple Dual-Port)													
Read Port		Write Port											
neau ruii	4K × 1	2K × 2	1K × 4	512 × 8	256 × 16	128 × 32	512 × 9	256 × 18	128 × 36				
4K × 1	✓	✓	✓	~	✓	✓	_	_	_				
2K × 2	✓	✓	✓	~	✓	✓	_	_	_				
1K × 4	~	✓	✓	~	✓	✓	_	_	_				
512 × 8	✓	✓	✓	~	✓	✓	_	_	_				
256 × 16	~	✓	✓	~	✓	✓	_	_	_				
128 × 32	✓	✓	✓	~	✓	✓	_	_	_				
512 × 9	_	_	_	_	_	_	✓	~	✓				
256 × 18	_	_	_	_	_	_	✓	~	✓				
128 × 36	_	_	_	_	_	_	✓	✓	✓				

Table 2–4. M4K RAM Block Configurations (True Dual-Port)										
Dort A		Port B								
Port A	4K × 1	4K×1 2K×2 1K×4 512×8 256×16 512×9 2								
4K × 1	✓	✓	✓	✓	✓	_	_			
2K × 2	✓	✓	✓	✓	✓	_	_			
1K × 4	✓	✓	✓	✓	✓	_	_			
512 × 8	✓	✓	✓	✓	✓	_	_			
256 × 16	✓	✓	✓	✓	✓	_	_			
512 × 9	_	_	_	_	_	✓	✓			
256 × 18	_	_	_	_	_	✓	✓			

When the M4K RAM block is configured as a shift register block, you can create a shift register up to 4,608 bits $(w \times m \times n)$.

Byte Enables

M4K blocks support byte writes when the write port has a data width of 16, 18, 32, or 36 bits. The byte enables allow the input data to be masked so the device can write to specific bytes. The unwritten bytes retain the previous written value. Table 2–5 summarizes the byte selection.

Table 2–5. Byte Enable for M4K BlocksNotes (1), (2)								
byteena[30]	datain ×18	datain ×36						
[0] = 1	[80]	[80]						
[1] = 1	[179]	[179]						
[2] = 1	_	[2618]						
[3] = 1	_	[3527]						

Notes to Table 2-5:

- (1) Any combination of byte enables is possible.
- (2) Byte enables can be used in the same manner with 8-bit words, i.e., in ×16 and ×32 modes.

Control Signals and M4K Interface

The M4K blocks allow for different clocks on their inputs and outputs. Either of the two clocks feeding the block can clock M4K block registers (renwe, address, byte enable, datain, and output registers). Only the output register can be bypassed. The six labclk signals or local interconnects can drive the control signals for the A and B ports of the M4K block. LEs can also control the clock_a, clock_b, renwe_a, renwe_b, clr_a, clr_b, clocken_a, and clocken_b signals, as shown in Figure 2–15.

The R4, C4, and direct link interconnects from adjacent LABs drive the M4K block local interconnect. The M4K blocks can communicate with LABs on either the left or right side through these row resources or with LAB columns on either the right or left with the column resources. Up to 10 direct link input connections to the M4K block are possible from the left adjacent LABs and another 10 possible from the right adjacent LAB. M4K block outputs can also connect to left and right LABs through 10 direct link interconnects each. Figure 2–16 shows the M4K block to logic array interface.

Figure 2-15. M4K RAM Block Control Signals





Figure 2-16. M4K RAM Block LAB Row Interface






Figure 2–19. Input/Output Clock Mode in Simple Dual-Port Mode Notes (1), (2)

Notes to Figure 2-19:

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.




Figure 2-29. Column I/O Block Connection to the Interconnect

Notes to Figure 2-29:

- (1) The 21 data and control signals consist of three data out lines, io_dataout[2..0], three output enables, io_coe[2..0], three input clock enables, io_cce_in[2..0], three output clock enables, io_cce_out[2..0], three clocks, io_cclk[2..0], three asynchronous clear signals, io_caclr[2..0], and three synchronous clear signals, io_csclr[2..0].
- (2) Each of the three IOEs in the column I/O block can have one io_datain input (combinatorial or registered) and one comb io datain (combinatorial) input.

Each I/O bank can support multiple standards with the same V_{CCIO} for input and output pins. For example, when V_{CCIO} is 3.3-V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

LVDS I/O Pins

A subset of pins in all four I/O banks supports LVDS interfacing. These dual-purpose LVDS pins require an external-resistor network at the transmitter channels in addition to 100- Ω termination resistors on receiver channels. These pins do not contain dedicated serialization or deserialization circuitry; therefore, internal logic performs serialization and deserialization functions.

Table 2–13 shows the total number of supported LVDS channels per device density.

Table 2–13. Cyclone	Device LVDS Channe	els		
Device	Pin Count	Number of LVDS Channels		
EP1C3	100	(1)		
	144	34		
EP1C4	324	103		
	400	129		
EP1C6	144	29		
	240	72		
	256	72		
EP1C12	240	66		
	256	72		
	324	103		
EP1C20	324	95		
	400	129		

Note to Table 2–13:

MultiVolt I/O Interface

The Cyclone architecture supports the MultiVolt I/O interface feature, which allows Cyclone devices in all packages to interface with systems of different supply voltages. The devices have one set of V_{CC} pins for internal operation and input buffers (V_{CCINT}), and four sets for I/O output drivers (V_{CCIO}).

EP1C3 devices in the 100-pin TQFP package do not support the LVDS I/O standard.

The Cyclone $V_{\rm CCINT}$ pins must always be connected to a 1.5-V power supply. If the $V_{\rm CCINT}$ level is 1.5 V, then input pins are 1.5-V, 1.8-V, 2.5-V, and 3.3-V tolerant. The $V_{\rm CCIO}$ pins can be connected to either a 1.5-V, 1.8-V, 2.5-V, or 3.3-V power supply, depending on the output requirements. The output levels are compatible with systems of the same voltage as the power supply (i.e., when $V_{\rm CCIO}$ pins are connected to a 1.5-V power supply, the output levels are compatible with 1.5-V systems). When $V_{\rm CCIO}$ pins are connected to a 3.3-V power supply, the output high is 3.3-V and is compatible with 3.3-V or 5.0-V systems. Table 2–14 summarizes Cyclone MultiVolt I/O support.

Table 2–14. Cyclone MultiVolt I/O Support Note (1)										
Input Signal Output Signal										
V _{CCIO} (V)	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.5	✓	✓	√ (2)	√ (2)	_	✓	_	_	_	_
1.8	✓	✓	√ (2)	√ (2)	_	√ (3)	✓	_	_	_
2.5	_	_	✓	✓	_	√ (5)	√ (5)	✓	_	_
3.3	_	_	√ (4)	✓	√ (6)	√ (7)	√ (7)	√ (7)	✓	√ (8)

Notes to Table 2-14:

- (1) The PCI clamping diode must be disabled to drive an input with voltages higher than V_{CCIO}.
- (2) When V_{CCIO} = 1.5-V or 1.8-V and a 2.5-V or 3.3-V input signal feeds an input pin, higher pin leakage current is expected. Turn on Allow voltage overdrive for LVTTL / LVCMOS input pins in the Assignments > Device > Device and Pin Options > Pin Placement tab when a device has this I/O combinations.
- (3) When $V_{CCIO} = 1.8$ -V, a Cyclone device can drive a 1.5-V device with 1.8-V tolerant inputs.
- (4) When $V_{CCIO} = 3.3$ -V and a 2.5-V input signal feeds an input pin, the V_{CCIO} supply current will be slightly larger than expected.
- (5) When V_{CCIO} = 2.5-V, a Cyclone device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.
- (6) Cyclone devices can be 5.0-V tolerant with the use of an external resistor and the internal PCI clamp diode.
- (7) When V_{CCIO} = 3.3-V, a Cyclone device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs.
- (8) When $V_{CCIO} = 3.3$ -V, a Cyclone device can drive a device with 5.0-V LVTTL inputs but not 5.0-V LVCMOS inputs.

Power Sequencing and Hot Socketing

Because Cyclone devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. Therefore, the V_{CCIO} and V_{CCINT} power supplies may be powered in any order.

Signals can be driven into Cyclone devices before and during power up without damaging the device. In addition, Cyclone devices do not drive out during power up. Once operating conditions are reached and the device is configured, Cyclone devices operate as specified by the user.

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–25 through 4–28 show the internal timing microparameters for LEs, IOEs, TriMatrix memory structures, DSP blocks, and MultiTrack interconnects.

Table 4–25. LE Internal Timing Microparameters										
Cumbal	-6		-	7	-8		11			
Symbol	Min	Max	Min	Max	Min	Max	Unit			
t _{SU}	29	_	33	_	37	_	ps			
t _H	12	_	13	_	15	_	ps			
t _{CO}	_	173	_	198	_	224	ps			
t _{LUT}	_	454	_	522	_	590	ps			
t _{CLR}	129	_	148	_	167	_	ps			
t _{PRE}	129	_	148	_	167	_	ps			
t _{CLKHL}	1,234	_	1,562	_	1,818		ps			

Table 4–26. IOE Internal Timing Microparameters										
Cumbal	-	6	_'	7	-	11				
Symbol	Min	Max	Min	Max	Min	Max	Unit			
t _{SU}	348	_	400	_	452	_	ps			
t _H	0	_	0	_	0	_	ps			
t _{CO}	_	511	_	587	_	664	ps			
t _{PIN2COMBOUT_R}	_	1,130	_	1,299	_	1,469	ps			
t _{PIN2COMBOUT_C}	_	1,135	_	1,305	_	1,475	ps			
t _{COMBIN2PIN_R}	_	2,627	_	3,021	_	3,415	ps			
t _{COMBIN2PIN_C}	_	2,615	_	3,007	_	3,399	ps			
t _{CLR}	280	_	322	_	364	_	ps			
t _{PRE}	280	_	322	_	364	_	ps			
t _{CLKHL}	1,234	_	1,562	_	1,818	_	ps			

Tables 4-34 through 4-35 show the external timing parameters on column and row pins for EP1C6 devices.

Table 4-34	Table 4–34. EP1C6 Column Pin Global Clock External I/O Timing Parameters										
Cumbal	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	Heit					
Symbol	Min	Max	Min	Max	Min	Max	Unit				
t _{INSU}	2.691	_	3.094	_	3.496	_	ns				
t _{INH}	0.000	_	0.000	_	0.000	_	ns				
toutco	2.000	3.917	2.000	4.503	2.000	5.093	ns				
t _{INSUPLL}	1.513	_	1.739	_	1.964	_	ns				
t _{INHPLL}	0.000	_	0.000	_	0.000	_	ns				
toutcople	0.500	2.038	0.500	2.343	0.500	2.651	ns				

Table 4–35. EP1C6 Row Pin Global Clock External I/O Timing Parameters										
Oh a l	-6 Spee	d Grade	-7 Spee	d Grade	-8 Spee	IImit.				
Symbol	Min	Max	Min	Max	Min	Max	Unit			
t _{INSU}	2.774	_	3.190	_	3.605	_	ns			
t _{INH}	0.000	_	0.000	_	0.000	_	ns			
toutco	2.000	3.817	2.000	4.388	2.000	4.963	ns			
t _{INSUPLL}	1.596	_	1.835	_	2.073	_	ns			
t _{INHPLL}	0.000	_	0.000	_	0.000	_	ns			
toutcople	0.500	1.938	0.500	2.228	0.500	2.521	ns			

Tables 4–36 through 4–37 show the external timing parameters on column and row pins for EP1C12 devices.

Table 4–36. EP1C12 Column Pin Global Clock External I/O Timing Parameters (Part 1 of 2)								
-6 Speed Grade -7 Speed Grade -8 Speed Grade								
Symbol	Min	Max	Min	Max	Min	Max	Unit	
t _{INSU}	2.510	_	2.885	_	3.259	_	ns	
t _{INH}	0.000	_	0.000	_	0.000	_	ns	
tO _{UTCO}	2.000	3.798	2.000	4.367	2.000	4.940	ns	
t _{INSUPLL}	1.588	_	1.824	_	2.061	_	ns	

Table 4–40. Cyclone I/O Standard Column Pin Input Delay Adders (Part 2 of 2)							
I/O Standard	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		llmit
I/O Standard	Min	Max	Min	Max	Min	Max	Unit
SSTL-2 class II		-278	_	-320	_	-362	ps
LVDS		-261	_	-301	_	-340	ps

Table 4–41. Cyclone I/O Standard Row Pin Input Delay Adders							
I/O Standard	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	_	0	_	0	_	0	ps
3.3-V LVTTL	_	0	_	0	_	0	ps
2.5-V LVTTL	_	27	_	31	_	35	ps
1.8-V LVTTL	_	182	_	209	_	236	ps
1.5-V LVTTL	_	278	_	319	_	361	ps
3.3-V PCI (1)	_	0	_	0	_	0	ps
SSTL-3 class I	_	-250	_	-288	_	-325	ps
SSTL-3 class II	_	-250	_	-288	_	-325	ps
SSTL-2 class I	_	-278	_	-320	_	-362	ps
SSTL-2 class II	_	-278	_	-320	_	-362	ps
LVDS	_	-261	_	-301	_	-340	ps

Standard		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		Unit	
Stallt	iaru	Min	Max	Min	Min Max		Max	Unit	
LVCMOS	2 mA	_	0	_	0	_	0	ps	
	4 mA	_	-489	_	-563	_	-636	ps	
	8 mA	_	-855	_	-984	_	-1,112	ps	
	12 mA	_	-993	_	-1,142	_	-1,291	ps	
3.3-V LVTTL	4 mA	_	0	_	0	_	0	ps	
	8 mA	_	-347	_	-400	_	-452	ps	
	12 mA	_	-858	_	-987	_	-1,116	ps	
	16 mA	_	-819	_	-942	_	-1,065	ps	
	24 mA	_	-993	_	-1,142	_	-1,291	ps	

Table 4–42. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Column Pins (Part 2 of 2)								
Standard		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
		Min	Max	Min	Max	Min	Max	Unit
2.5-V LVTTL	2 mA	_	329	_	378	_	427	ps
	8 mA	_	-661	_	-761	_	-860	ps
	12 mA	_	-655	_	-754	_	-852	ps
	16 mA	_	-795	_	-915	_	-1034	ps
1.8-V LVTTL	2 mA	_	4	_	4	_	5	ps
	8 mA	_	-208	_	-240	_	-271	ps
	12 mA	_	-208	_	-240	_	-271	ps
1.5-V LVTTL	2 mA	_	2,288	_	2,631	_	2,974	ps
	4 mA	_	608	_	699	_	790	ps
	8 mA	_	292	_	335	_	379	ps
SSTL-3 class I		_	-410	_	-472	_	-533	ps
SSTL-3 class II		_	-811	_	-933	_	-1,055	ps
SSTL-2 class I		_	-485	_	-558	_	-631	ps
SSTL-2 class II		_	-758	_	-872	_	-986	ps
LVDS		_	-998	_	-1,148	_	-1,298	ps

Table 4–43. Cyclone I/O Standard Output Delay Adders for Fast Slew Rate on Row Pins (Part 1 of 2)								
Standard		-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		
Stanu	aru	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	2 mA	_	0	_	0	_	0	ps
	4 mA	_	-489	_	-563	_	-636	ps
	8 mA	_	-855	_	-984	_	-1,112	ps
	12 mA	_	-993	_	-1,142	_	-1,291	ps
3.3-V LVTTL	4 mA	_	0	_	0	_	0	ps
	8 mA	_	-347	_	-400	_	-452	ps
	12 mA	_	-858	_	-987	_	-1,116	ps
	16 mA	_	-819	_	-942	_	-1,065	ps
	24 mA	_	-993	_	-1,142	_	-1,291	ps
2.5-V LVTTL	2 mA	_	329	_	378	_	427	ps
	8 mA	_	-661	_	-761	_	-860	ps
	12 mA	_	-655	_	-754	_	-852	ps
	16 mA	_	-795	_	-915	_	-1,034	ps

July 2003 v1.1	Updated timing information. Timing finalized for EP1C6 and EP1C20 devices. Updated performance information. Added PLL Timing section.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_



5. Reference and Ordering Information

C51005-1.4

Software

Cyclone® devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap® II logic analysis, and device configuration.



For more information about the Quartus II software features, refer to the *Quartus II Handbook*.

The Quartus II software supports the Windows 2000/NT/98, Sun Solaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink® interface.

Device Pin-Outs

Device pin-outs for Cyclone devices are available on the Altera website (www.altera.com) and in the *Cyclone Device Handbook*.

Ordering Information

Figure 5–1 describes the ordering codes for Cyclone devices. For more information about a specific package, refer to the *Package Information for Cyclone Devices* chapter in the *Cyclone Device Handbook*.