



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1206
Number of Logic Elements/Cells	12060
Total RAM Bits	239616
Number of I/O	173
Number of Gates	-
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	240-BFQFP
Supplier Device Package	240-PQFP (32x32)
Purchase URL	https://www.e-xfl.com/product-detail/intel/ep1c12q240c6n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 2-1. Cyclone EP1C12 Device Block Diagram

The number of M4K RAM blocks, PLLs, rows, and columns vary per device. Table 2–1 lists the resources available in each Cyclone device.

Table 2–1. Cyclone Device Resources								
Davis -	M4K	PLLo	LAB Columns					
Device	Columns		LAD CUIUIIIIS	LAB Rows				
EP1C3	1	13	1	24	13			
EP1C4	1	17	2	26	17			
EP1C6	1	20	2	32	20			
EP1C12	2	52	2	48	26			
EP1C20	2	64	2	64	32			

# Logic Array Blocks

Each LAB consists of 10 LEs, LE carry chains, LAB control signals, a local interconnect, look-up table (LUT) chain, and register chain connection lines. The local interconnect transfers signals between LEs in the same LAB. LUT chain connections transfer the output of one LE's LUT to the adjacent LE for fast sequential LUT connections within the same LAB. Register chain connections transfer the output of one LE's register to the adjacent LE's register within a LAB. The Quartus® II Compiler places associated logic within a LAB or adjacent LABs, allowing the use of local, LUT chain, and register chain connections for performance and area efficiency. Figure 2–2 details the Cyclone LAB.

Row Interconnect Column Interconnect Direct link interconnect from Direct link adjacent block interconnect from adjacent block Direct link Direct link interconnect to interconnect to adjacent block adjacent block LÄB Local Interconnect

Figure 2-2. Cyclone LAB Structure

### LAB Interconnects

The LAB local interconnect can drive LEs within the same LAB. The LAB local interconnect is driven by column and row interconnects and LE outputs within the same LAB. Neighboring LABs, PLLs, and M4K RAM blocks from the left and right can also drive a LAB's local interconnect through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher

Figure 2-15. M4K RAM Block Control Signals





Figure 2-16. M4K RAM Block LAB Row Interface



### Read/Write Clock Mode

The M4K memory blocks implement read/write clock mode for simple dual-port memory. You can use up to two clocks in this mode. The write clock controls the block's data inputs, wraddress, and wren. The read clock controls the data output, rdaddress, and rden. The memory blocks support independent clock enables for each clock and asynchronous clear signals for the read- and write-side registers. Figure 2–20 shows a memory block in read/write clock mode.




Figure 2–20. Read/Write Clock Mode in Simple Dual-Port Mode Notes (1), (2)

#### *Notes to Figure 2–20:*

- (1) All registers shown except the rden register have asynchronous clear ports.
- (2) Violating the setup or hold time on the address registers could corrupt the memory contents. This applies to both read and write operations.

The pin's datain signals can drive the logic array. The logic array drives the control and data signals, providing a flexible routing resource. The row or column IOE clocks, io\_clk[5..0], provide a dedicated routing resource for low-skew, high-speed clocks. The global clock network generates the IOE clocks that feed the row or column I/O regions (see "Global Clock Network and Phase-Locked Loops" on page 2–29). Figure 2–30 illustrates the signal paths through the I/O block.




Figure 2-30. Signal Path through the I/O Block

Each IOE contains its own control signal selection for the following control signals: oe, ce\_in, ce\_out, aclr/preset, sclr/preset, clk\_in, and clk\_out. Figure 2–31 illustrates the control signal selection.




Figure 2-32. Cyclone IOE in Bidirectional I/O Configuration

The Cyclone device IOE includes programmable delays to ensure zero hold times, minimize setup times, or increase clock to output times.

A path in which a pin directly drives a register may require a programmable delay to ensure zero hold time, whereas a path in which a pin drives a register through combinatorial logic may not require the delay. Programmable delays decrease input-pin-to-logic-array and IOE input register delays. The Quartus II Compiler can program these delays

Table 2–10. DQ Pin Groups (Part 2 of 2)					
Device	Package	Number of × 8 DQ Pin Groups	Total DQ Pin Count		
EP1C6	144-pin TQFP	4	32		
	240-pin PQFP	4	32		
	256-pin FineLine BGA	4	32		
EP1C12	240-pin PQFP	4	32		
	256-pin FineLine BGA	4	32		
	324-pin FineLine BGA	8	64		
EP1C20	324-pin FineLine BGA	8	64		
	400-pin FineLine BGA	8	64		

*Note to Table 2–10:* 

 EP1C3 devices in the 100-pin TQFP package do not have any DQ pin groups in I/O bank 1.

A programmable delay chain on each DQS pin allows for either a  $90^{\circ}$  phase shift (for DDR SDRAM), or a  $72^{\circ}$  phase shift (for FCRAM) which automatically center-aligns input DQS synchronization signals within the data window of their corresponding DQ data signals. The phase-shifted DQS signals drive the global clock network. This global DQS signal clocks DQ signals on internal LE registers.

These DQS delay elements combine with the PLL's clocking and phase shift ability to provide a complete hardware solution for interfacing to high-speed memory.

The clock phase shift allows the PLL to clock the DQ output enable and output paths. The designer should use the following guidelines to meet 133 MHz performance for DDR SDRAM and FCRAM interfaces:

- The DQS signal must be in the middle of the DQ group it clocks
- Resynchronize the incoming data to the logic array clock using successive LE registers or FIFO buffers
- LE registers must be placed in the LAB adjacent to the DQ I/O pin column it is fed by

Figure 2–34 illustrates DDR SDRAM and FCRAM interfacing from the I/O through the dedicated circuitry to the logic array.

## Advanced I/O Standard Support

Cyclone device IOEs support the following I/O standards:

- 3.3-V LVTTL/LVCMOS
- 2.5-V LVTTL/LVCMOS
- 1.8-V LVTTL/LVCMOS
- 1.5-V LVCMOS
- 3.3-V PCI
- LVDS
- RSDS
- SSTL-2 class I and II
- SSTL-3 class I and II
- Differential SSTL-2 class II (on output clocks only)

Table 2–12 describes the I/O standards supported by Cyclone devices.

Table 2–12. Cyclone I/O Standards							
I/O Standard	Туре	Input Reference Voltage (V <sub>REF</sub> ) (V)	Output Supply Voltage (V <sub>CCIO</sub> ) (V)	Board Termination Voltage (V <sub>TT</sub> ) (V)			
3.3-V LVTTL/LVCMOS	Single-ended	N/A	3.3	N/A			
2.5-V LVTTL/LVCMOS	Single-ended	N/A	2.5	N/A			
1.8-V LVTTL/LVCMOS	Single-ended	N/A	1.8	N/A			
1.5-V LVCMOS	Single-ended	N/A	1.5	N/A			
3.3-V PCI (1)	Single-ended	N/A	3.3	N/A			
LVDS (2)	Differential	N/A	2.5	N/A			
RSDS (2)	Differential	N/A	2.5	N/A			
SSTL-2 class I and II	Voltage-referenced	1.25	2.5	1.25			
SSTL-3 class I and II	Voltage-referenced	1.5	3.3	1.5			
Differential SSTL-2 (3)	Differential	1.25	2.5	1.25			


### Notes to Table 2-12:

- (1) There is no megafunction support for EP1C3 devices for the PCI compiler. However, EP1C3 devices support PCI by using the LVTTL 16-mA I/O standard and drive strength assignments in the Quartus II software. The device requires an external diode for PCI compliance.
- (2) EP1C3 devices in the 100-pin TQFP package do not support the LVDS and RSDS I/O standards.
- (3) This I/O standard is only available on output clock pins (PLL\_OUT pins). EP1C3 devices in the 100-pin package do not support this I/O standard as it does not have PLL\_OUT pins.

Cyclone devices contain four I/O banks, as shown in Figure 2–35. I/O banks 1 and 3 support all the I/O standards listed in Table 2–12. I/O banks 2 and 4 support all the I/O standards listed in Table 2–12 except the 3.3-V PCI standard. I/O banks 2 and 4 contain dual-purpose DQS, DQ,

and DM pins to support a DDR SDRAM or FCRAM interface. I/O bank 1 can also support a DDR SDRAM or FCRAM interface, however, the configuration input pins in I/O bank 1 must operate at 2.5 V. I/O bank 3 can also support a DDR SDRAM or FCRAM interface, however, all the JTAG pins in I/O bank 3 must operate at 2.5 V.

**Figure 2–35. Cyclone I/O Banks** Notes (1), (2)



I/O Bank 4

#### *Notes to Figure 2–35:*

- (1) Figure 2–35 is a top view of the silicon die.
- (2) Figure 2–35 is a graphic representation only. Refer to the pin list and the Quartus II software for exact pin locations.

Each I/O bank has its own VCCIO pins. A single device can support 1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support a different standard with different I/O voltages. Each bank also has dual-purpose VREF pins to support any one of the voltage-referenced standards (e.g., SSTL-3) independently. If an I/O bank does not use voltage-referenced standards, the  $V_{\rm REF}$  pins are available as user I/O pins.

Each I/O bank can support multiple standards with the same  $V_{CCIO}$  for input and output pins. For example, when  $V_{CCIO}$  is 3.3-V, a bank can support LVTTL, LVCMOS, 3.3-V PCI, and SSTL-3 for inputs and outputs.

### LVDS I/O Pins

A subset of pins in all four I/O banks supports LVDS interfacing. These dual-purpose LVDS pins require an external-resistor network at the transmitter channels in addition to 100- $\Omega$  termination resistors on receiver channels. These pins do not contain dedicated serialization or deserialization circuitry; therefore, internal logic performs serialization and deserialization functions.

Table 2–13 shows the total number of supported LVDS channels per device density.

Table 2–13. Cyclone	Device LVDS Channe	els		
Device	Pin Count	Number of LVDS Channels		
EP1C3	100	(1)		
	144	34		
EP1C4	324	103		
	400	129		
EP1C6	144	29		
	240	72		
	256	72		
EP1C12	240	66		
	256	72		
	324	103		
EP1C20	324	95		
	400	129		

*Note to Table 2–13:* 

### MultiVolt I/O Interface

The Cyclone architecture supports the MultiVolt I/O interface feature, which allows Cyclone devices in all packages to interface with systems of different supply voltages. The devices have one set of  $V_{CC}$  pins for internal operation and input buffers ( $V_{CCINT}$ ), and four sets for I/O output drivers ( $V_{CCIO}$ ).

EP1C3 devices in the 100-pin TQFP package do not support the LVDS I/O standard.

Multiple Cyclone devices can be configured in any of the three configuration schemes by connecting the configuration enable (nCE) and configuration enable output (nCEO) pins on each device.

Table 3–5. Data Sources for Configuration				
Configuration Scheme Data Source				
Active serial	Low-cost serial configuration device			
Passive serial (PS)	Enhanced or EPC2 configuration device, MasterBlaster or ByteBlasterMV download cable, or serial data source			
JTAG	MasterBlaster or ByteBlasterMV download cable or a microprocessor with a Jam or JBC file			

# Referenced Documents

This chapter references the following document:

- AN 39: IEEE Std. 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- Jam Programming & Test Language Specification

# Document Revision History

Table 3–6 shows the revision history for this chapter.

Date and Document Version	Changes Made	Summary of Changes
May 2008 v1.4	Minor textual and style changes. Added "Referenced Documents" section.	_
January 2007 v1.3	<ul> <li>Added document revision history.</li> <li>Updated handpara note below Table 3–4.</li> </ul>	_
August 2005 V1.2	Minor updates.	_
February 2005 V1.1	Updated JTAG chain limits. Added information concerning test vectors.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_

Table 4–10. 3.3-V PCI Specifications (Part 2 of 2)							
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit	
V <sub>OH</sub>	High-level output voltage	I <sub>OUT</sub> = -500 μA	$0.9 \times V_{CCIO}$	_	_	V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OUT</sub> = 1,500 μA	_	_	0.1 × V <sub>CCIO</sub>	V	

Table 4–11. SSTL-2 Class I Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage	_	2.375	2.5	2.625	V		
V <sub>TT</sub>	Termination voltage	_	V <sub>REF</sub> - 0.04	$V_{REF}$	V <sub>REF</sub> + 0.04	V		
V <sub>REF</sub>	Reference voltage	_	1.15	1.25	1.35	V		
V <sub>IH</sub>	High-level input voltage	_	V <sub>REF</sub> + 0.18	_	3.0	V		
V <sub>IL</sub>	Low-level input voltage	_	-0.3	_	V <sub>REF</sub> - 0.18	V		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -8.1 mA (11)	V <sub>TT</sub> + 0.57	_	_	V		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8.1 mA (11)	_	_	V <sub>TT</sub> – 0.57	V		

Table 4–12. SSTL-2 Class II Specifications								
Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit		
V <sub>CCIO</sub>	Output supply voltage	_	2.3	2.5	2.7	V		
V <sub>TT</sub>	Termination voltage	_	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V		
$V_{REF}$	Reference voltage	_	1.15	1.25	1.35	٧		
V <sub>IH</sub>	High-level input voltage	_	V <sub>REF</sub> + 0.18	_	V <sub>CCIO</sub> + 0.3	V		
V <sub>IL</sub>	Low-level input voltage	_	-0.3	_	V <sub>REF</sub> - 0.18	٧		
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -16.4 \text{ mA}$ (11)	V <sub>TT</sub> + 0.76	_	_	٧		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 16.4 mA (11)	_	_	V <sub>TT</sub> – 0.76	V		

Table 4–13. SSTL-3 Class I Specifications (Part 1 of 2)							
Symbol	ymbol Parameter Conditions Minimum Typical Maximum Unit						
V <sub>CCIO</sub>	Output supply voltage	_	3.0	3.3	3.6	V	
$V_{TT}$	Termination voltage	_	V <sub>REF</sub> - 0.05	$V_{REF}$	V <sub>REF</sub> + 0.05	V	

Internal timing parameters are specified on a speed grade basis independent of device density. Tables 4–25 through 4–28 show the internal timing microparameters for LEs, IOEs, TriMatrix memory structures, DSP blocks, and MultiTrack interconnects.

Table 4–25. LE Internal Timing Microparameters								
Symbol	-	-6		-7		-8		
	Min	Max	Min	Max	Min	Max	Unit	
t <sub>SU</sub>	29	_	33	_	37	_	ps	
t <sub>H</sub>	12	_	13	_	15	_	ps	
t <sub>CO</sub>	_	173	_	198	_	224	ps	
t <sub>LUT</sub>	_	454	_	522	_	590	ps	
t <sub>CLR</sub>	129	_	148	_	167	_	ps	
t <sub>PRE</sub>	129	_	148	_	167	_	ps	
t <sub>CLKHL</sub>	1,234	_	1,562	_	1,818		ps	

Table 4–26. IOE Internal Timing Microparameters							
Cumbal	-6		-7		-8		
Symbol	Min	Max	Min	Max	Min	Max	Unit
t <sub>SU</sub>	348	_	400	_	452	_	ps
t <sub>H</sub>	0	_	0	_	0	_	ps
t <sub>CO</sub>	_	511	_	587	_	664	ps
t <sub>PIN2COMBOUT_R</sub>	_	1,130	_	1,299	_	1,469	ps
t <sub>PIN2COMBOUT_C</sub>	_	1,135	_	1,305	_	1,475	ps
t <sub>COMBIN2PIN_R</sub>	_	2,627	_	3,021	_	3,415	ps
t <sub>COMBIN2PIN_C</sub>	_	2,615	_	3,007	_	3,399	ps
t <sub>CLR</sub>	280	_	322	_	364	_	ps
t <sub>PRE</sub>	280	_	322	_	364	_	ps
t <sub>CLKHL</sub>	1,234	_	1,562	_	1,818	_	ps

Cumbal	-	-6		-7		-8	
Symbol	Min	Max	Min	Max	Min	Max	Unit
t <sub>M4KRC</sub>	_	4,379		5,035		5,691	ps
t <sub>M4KWC</sub>	_	2,910		3,346		3,783	ps
t <sub>M4KWERESU</sub>	72	_	82	_	93	_	ps
t <sub>M4KWEREH</sub>	43	_	49	_	55	_	ps
t <sub>M4KBESU</sub>	72	_	82	_	93	_	ps
t <sub>M4KBEH</sub>	43	_	49	_	55	_	ps
t <sub>M4KDATAASU</sub>	72	_	82	_	93	_	ps
t <sub>M4KDATAAH</sub>	43	_	49	_	55	_	ps
t <sub>M4KADDRASU</sub>	72	_	82	_	93	_	ps
t <sub>M4KADDRAH</sub>	43	_	49	_	55	_	ps
t <sub>M4KDATABSU</sub>	72	_	82	_	93	_	ps
t <sub>M4KDATABH</sub>	43	_	49	_	55	_	ps
t <sub>M4KADDRBSU</sub>	72	_	82	_	93	_	ps
t <sub>M4KADDRBH</sub>	43	_	49	_	55	_	ps
t <sub>M4KDATACO1</sub>	_	621	_	714	_	807	ps
t <sub>M4KDATACO2</sub>	_	4,351	_	5,003	_	5,656	ps
t <sub>M4KCLKHL</sub>	1,234	_	1,562	_	1,818	_	ps
t <sub>M4KCLR</sub>	286	_	328		371		ps

Table 4–28. Routing Delay Internal Timing Microparameters							
Cumbal	-	-6		-7		-8	
Symbol	Min	Max	Min	Max	Min	Max	Unit
t <sub>R4</sub>	_	261	_	300	_	339	ps
t <sub>C4</sub>	_	338	_	388	_	439	ps
t <sub>LOCAL</sub>	_	244	_	281	_	318	ps

# **External Timing Parameters**

External timing parameters are specified by device density and speed grade. Figure 4–2 shows the timing model for bidirectional IOE pin timing. All registers are within the IOE.




Figure 4-2. External Timing in Cyclone Devices

All external I/O timing parameters shown are for 3.3-V LVTTL I/O standard with the maximum current strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different current strengths, use the I/O standard input and output delay adders in Tables 4–40 through 4–44.

Table 4–29 shows the external I/O timing parameters when using global clock networks.

Table 4–29. Cyclone Global Clock External I/O Timing Parameters       Notes (1), (2) (Part 1 of 2)				
Symbol	Parameter	Conditions		
t <sub>INSU</sub>	Setup time for input or bidirectional pin using IOE input register with global clock fed by CLK pin	_		
t <sub>INH</sub>	Hold time for input or bidirectional pin using IOE input register with global clock fed by CLK pin	_		
t <sub>outco</sub>	Clock-to-output delay output or bidirectional pin using IOE output register with global clock fed by CLK pin	C <sub>LOAD</sub> = 10 pF		
t <sub>INSUPLL</sub>	Setup time for input or bidirectional pin using IOE input register with global clock fed by Enhanced PLL with default phase setting	_		
t <sub>INHPLL</sub>	Hold time for input or bidirectional pin using IOE input register with global clock fed by enhanced PLL with default phase setting	_		

Table 4–39. EP1C20 Row Pin Global Clock External I/O Timing Parameters							
Cumbal	-6 Spee	Speed Grade -7 Speed Grade		-8 Spee	11!4		
Symbol	Min	Max	Min	Max	Min	Max	Unit
t <sub>INSU</sub>	2.417	_	2.779	_	3.140	_	ns
t <sub>INH</sub>	0.000	_	0.000	_	0.000	_	ns
toutco	2.000	3.724	2.000	4.282	2.000	4.843	ns
t <sub>XZ</sub>	_	3.645	_	4.191	_	4.740	ns
t <sub>ZX</sub>	_	3.645	_	4.191	_	4.740	ns
t <sub>INSUPLL</sub>	1.417	_	1.629	_	1.840	_	ns
t <sub>INHPLL</sub>	0.000	_	0.000	_	0.000	_	ns
toutcople	0.500	1.667	0.500	1.917	0.500	2.169	ns
t <sub>XZPLL</sub>	_	1.588	_	1.826	_	2.066	ns
t <sub>ZXPLL</sub>		1.588	_	1.826	_	2.066	ns

## **External I/O Delay Parameters**

External I/O delay timing parameters for I/O standard input and output adders and programmable input and output delays are specified by speed grade independent of device density.

Tables 4–40 through 4–45 show the adder delays associated with column and row I/O pins for all packages. If an I/O standard is selected other than LVTTL 4 mA with a fast slew rate, add the selected delay to the external  $t_{CO}$  and  $t_{SU}$  I/O parameters shown in Tables 4–25 through 4–28.

Table 4–40. Cyclone I/O Standard Column Pin Input Delay Adders (Part 1 of 2)							
I/O Standard	-6 Speed Grade		-7 Speed Grade		-8 Speed Grade		I I m i A
i/O Stanuaru	Min	Max	Min	Max	Min	Max	Unit
LVCMOS	_	0	_	0	_	0	ps
3.3-V LVTTL	_	0	_	0	_	0	ps
2.5-V LVTTL	_	27	_	31	_	35	ps
1.8-V LVTTL	_	182	_	209	_	236	ps
1.5-V LVTTL	_	278	_	319	_	361	ps
SSTL-3 class I	_	-250	_	-288	_	-325	ps
SSTL-3 class II	_	-250	_	-288	_	-325	ps
SSTL-2 class I	_	-278	_	-320		-362	ps

Table 4–51. Cyclone Maximum Output Clock Rate for Row Pins					
I/O Standard	-6 Speed Grade	-7 Speed Grade	-8 Speed Grade	Unit	
LVTTL	296	285	273	MHz	
2.5 V	381	366	349	MHz	
1.8 V	286	277	267	MHz	
1.5 V	219	208	195	MHz	
LVCMOS	367	356	343	MHz	
SSTL-3 class I	169	166	162	MHz	
SSTL-3 class II	160	151	146	MHz	
SSTL-2 class I	160	151	142	MHz	
SSTL-2 class II	131	123	115	MHz	
3.3-V PCI (1)	66	66	66	MHz	
LVDS	320	303	275	MHz	

*Note to Tables 4–50 through 4–51:* 

# **PLL Timing**

Table 4–52 describes the Cyclone FPGA PLL specifications.

Table 4–52. Cyclone PLL Specifications (Part 1 of 2)						
Symbol	Parameter	Min	Max	Unit		
f <sub>IN</sub>	Input frequency (-6 speed grade)	15.625	464	MHz		
	Input frequency (-7 speed grade)	15.625	428	MHz		
	Input frequency (-8 speed grade)	15.625	387	MHz		
f <sub>IN</sub> DUTY	Input clock duty cycle	40.00	60	%		
t <sub>IN</sub> JITTER	Input clock period jitter	_	± 200	ps		
f <sub>OUT_EXT</sub> (external PLL clock output)	PLL output frequency (-6 speed grade)	15.625	320	MHz		
	PLL output frequency (-7 speed grade)	15.625	320	MHz		
	PLL output frequency (-8 speed grade)	15.625	275	MHz		

<sup>(1)</sup> EP1C3 devices do not support the PCI I/O standard. These parameters are only available on row I/O pins.

Table 4–52. Cyclone PLL Specifications (Part 2 of 2)						
Symbol	Parameter	Min	Max	Unit		
f <sub>OUT</sub> (to global clock)	PLL output frequency (-6 speed grade)	15.625	405	MHz		
	PLL output frequency (-7 speed grade)	15.625	320	MHz		
	PLL output frequency (-8 speed grade)	15.625	275	MHz		
t <sub>OUT</sub> DUTY	Duty cycle for external clock output (when set to 50%)	45.00	55	%		
t <sub>JITTER</sub> (1)	Period jitter for external clock output	_	±300 (2)	ps		
t <sub>LOCK</sub> (3)	Time required to lock from end of device configuration	10.00	100	μs		
f <sub>vco</sub>	PLL internal VCO operating range	500.00	1,000	MHz		
-	Minimum areset time	10	_	ns		
N, G0, G1, E	Counter values	1	32	integer		

### Notes to Table 4-52:

- (1) The t<sub>JITTER</sub> specification for the PLL[2..1]\_OUT pins are dependent on the I/O pins in its V<sub>CCIO</sub> bank, how many of them are switching outputs, how much they toggle, and whether or not they use programmable current strength or slow slew rate.
- (2)  $f_{OUT} \ge 100$  MHz. When the PLL external clock output frequency ( $f_{OUT}$ ) is smaller than 100 MHz, the jitter specification is 60 mUI.
- (3)  $f_{IN/N}$  must be greater than 200 MHz to ensure correct lock detect circuit operation below -20 C. Otherwise, the PLL operates with the specified parameters under the specified conditions.

July 2003 v1.1	Updated timing information. Timing finalized for EP1C6 and EP1C20 devices. Updated performance information. Added PLL Timing section.	_
May 2003 v1.0	Added document to Cyclone Device Handbook.	_



# 5. Reference and Ordering Information

C51005-1.4

## Software

Cyclone® devices are supported by the Altera® Quartus® II design software, which provides a comprehensive environment for system-on-a-programmable-chip (SOPC) design. The Quartus II software includes HDL and schematic design entry, compilation and logic synthesis, full simulation and advanced timing analysis, SignalTap® II logic analysis, and device configuration.



For more information about the Quartus II software features, refer to the *Quartus II Handbook*.

The Quartus II software supports the Windows 2000/NT/98, Sun Solaris, Linux Red Hat v7.1 and HP-UX operating systems. It also supports seamless integration with industry-leading EDA tools through the NativeLink® interface.

## **Device Pin-Outs**

Device pin-outs for Cyclone devices are available on the Altera website (www.altera.com) and in the *Cyclone Device Handbook*.

# Ordering Information

Figure 5–1 describes the ordering codes for Cyclone devices. For more information about a specific package, refer to the *Package Information for Cyclone Devices* chapter in the *Cyclone Device Handbook*.